From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-bugzilla@gcc.gnu.org>
Received: by sourceware.org (Postfix, from userid 48)
	id 6A6183858C66; Sun, 19 May 2024 15:57:08 +0000 (GMT)
DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 6A6183858C66
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org;
	s=default; t=1716134228;
	bh=BIM+DliAnVylKzHHgRf1tU0P3Pa2lTzRxvWV0jxos94=;
	h=From:To:Subject:Date:In-Reply-To:References:From;
	b=G06LOMJoYalIzIR0xtBs2CSkNQMiFho5nQT6UhRB5v7FKe/vm0xlSg04vJVxs4MYf
	 bagH4e8QEr1ykhnlapp+EpoFSjP45aittr8wJkzYZzhxTa3vcw9J4rI/5ODiR0Ijkf
	 dqzeRNJE7i3+vD5oGUThQCpVD2DF4/RCX12ye2LU=
From: "cvs-commit at gcc dot gnu.org" <gcc-bugzilla@gcc.gnu.org>
To: gcc-bugs@gcc.gnu.org
Subject: [Bug target/115142] [14/15 Regression] Unrecognizable insn in
 extract_insn, at recog.cc:2812 with -ftree-ter
Date: Sun, 19 May 2024 15:57:07 +0000
X-Bugzilla-Reason: CC
X-Bugzilla-Type: changed
X-Bugzilla-Watch-Reason: None
X-Bugzilla-Product: gcc
X-Bugzilla-Component: target
X-Bugzilla-Version: 15.0
X-Bugzilla-Keywords: ice-on-valid-code
X-Bugzilla-Severity: normal
X-Bugzilla-Who: cvs-commit at gcc dot gnu.org
X-Bugzilla-Status: NEW
X-Bugzilla-Resolution: 
X-Bugzilla-Priority: P4
X-Bugzilla-Assigned-To: law at gcc dot gnu.org
X-Bugzilla-Target-Milestone: ---
X-Bugzilla-Flags: 
X-Bugzilla-Changed-Fields: 
Message-ID: <bug-115142-4-1GOdNcVIW9@http.gcc.gnu.org/bugzilla/>
In-Reply-To: <bug-115142-4@http.gcc.gnu.org/bugzilla/>
References: <bug-115142-4@http.gcc.gnu.org/bugzilla/>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/
Auto-Submitted: auto-generated
MIME-Version: 1.0
List-Id: <gcc-bugs.sourceware.org>

https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D115142

--- Comment #3 from GCC Commits <cvs-commit at gcc dot gnu.org> ---
The master branch has been updated by Jeff Law <law@gcc.gnu.org>:

https://gcc.gnu.org/g:e1ce9c37ed68136a99d44c8301990c184ba41849

commit r15-652-ge1ce9c37ed68136a99d44c8301990c184ba41849
Author: Jeff Law <jlaw@ventanamicro.com>
Date:   Sun May 19 09:56:16 2024 -0600

    [to-be-committed][RISC-V][PR target/115142] Do not create invalidate
shift-add insn

    The circumstances which triggered this weren't something that should ap=
pear
in
    the wild (-ftree-ter, without optimization enabled).  So I wasn't plann=
ing
to
    backport.  Obviously if it shows up in another context we can revisit t=
hat
    decision.

    I've run this through my rv32gcv and rv64gc tester.  Waiting on the CI
system before committing.

            PR target/115142
    gcc/

            * config/riscv/riscv.cc (mem_shadd_or_shadd_rtx_p): Make sure
            shifted argument is a register.

    gcc/testsuite

            * gcc.target/riscv/pr115142.c: New test.=