From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (qmail 5029 invoked by alias); 28 Jul 2011 19:10:36 -0000 Received: (qmail 5008 invoked by uid 22791); 28 Jul 2011 19:10:33 -0000 X-SWARE-Spam-Status: No, hits=-2.9 required=5.0 tests=ALL_TRUSTED,AWL,BAYES_00 X-Spam-Check-By: sourceware.org Received: from localhost (HELO gcc.gnu.org) (127.0.0.1) by sourceware.org (qpsmtpd/0.43rc1) with ESMTP; Thu, 28 Jul 2011 19:10:18 +0000 From: "pthaugen at gcc dot gnu.org" To: gcc-bugs@gcc.gnu.org Subject: [Bug rtl-optimization/49890] New: IRA spill with plenty of available registers X-Bugzilla-Reason: CC X-Bugzilla-Type: new X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: rtl-optimization X-Bugzilla-Keywords: X-Bugzilla-Severity: normal X-Bugzilla-Who: pthaugen at gcc dot gnu.org X-Bugzilla-Status: UNCONFIRMED X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Changed-Fields: Message-ID: X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated Content-Type: text/plain; charset="UTF-8" MIME-Version: 1.0 Date: Thu, 28 Jul 2011 19:10:00 -0000 Mailing-List: contact gcc-bugs-help@gcc.gnu.org; run by ezmlm Precedence: bulk List-Id: List-Archive: List-Post: List-Help: Sender: gcc-bugs-owner@gcc.gnu.org X-SW-Source: 2011-07/txt/msg02486.txt.bz2 http://gcc.gnu.org/bugzilla/show_bug.cgi?id=49890 Summary: IRA spill with plenty of available registers Product: gcc Version: 4.7.0 Status: UNCONFIRMED Severity: normal Priority: P3 Component: rtl-optimization AssignedTo: unassigned@gcc.gnu.org ReportedBy: pthaugen@gcc.gnu.org CC: vmakarov@gcc.gnu.org, bergner@gcc.gnu.org Host: powerpc64-linux Target: powerpc64-linux Build: powerpc64-linux Vlad, Opening bz as you requested. Background/detail can be found here: http://gcc.gnu.org/ml/gcc/2011-05/msg00186.html. Basically, following testcase compiled with gcc -S -m64 -O3 -mcpu=power7 causes IRA to spill pseudo used for copy. void foo(float *f1, float*f2) { *f1 = *f2; } **** Allocnos coloring: Loop 0 (parent -1, header bb0, depth 0) bbs: 2 all: 0r120 modified regnos: 120 border: Pressure: NON_FLOAT_REGS=2 Hard reg set forest: 0:( 0 3-12 14-63 65 66 68-72 74 75 77-108)@0 Spill a0(r120,l0) Disposition: 0:r120 l0 mem