[Bug target/58269] [4.9 Regression] ICE when building libobjc on x86_64-apple-darwin* after revision 201915

["iains at gcc dot gnu.org" <gcc-bugzilla@gcc.gnu.org>]

http://gcc.gnu.org/bugzilla/show_bug.cgi?id=58269

--- Comment #19 from Iain Sandoe <iains at gcc dot gnu.org> ---
(In reply to Mike Stump from comment #18)
> On Sep 6, 2013, at 8:43 AM, howarth at nitro dot med.uc.edu
> <gcc-bugzilla@gcc.gnu.org> wrote:
> >        * i386.c (ix86_hard_regno_mode_ok): AVX modes are valid only when       
> >        AVX is enabled.
> 
> llvm has:
> 
>   // The first 8 512-bit vector arguments are passed in ZMM registers.
>   CCIfNotVarArg<CCIfType<[v16i32, v8i64, v16f32, v8f64],
>             CCIfSubtarget<"hasAVX512()",
>             CCAssignToReg<[ZMM0, ZMM1, ZMM2, ZMM3, ZMM4, ZMM5, ZMM6,
> ZMM7]>>>>,
> 
> just after the sse registers…  conceptually, I wonder if gcc is missing that.

On the basis that clang (Darwin11, Darwin12) defines the ABI - we should see
about this.  Presumably, this should be disabled for OS versions where
gcc-4.2/gcc-4.0 are the "system compiler".

As of now, the documentation does not refer to this - the web page still points
to the older psABI.

Is there an official update to the System V psABI covering these regs?
>From gcc-bugs-return-429155-listarch-gcc-bugs=gcc.gnu.org@gcc.gnu.org Fri Sep 06 18:58:52 2013
Return-Path: <gcc-bugs-return-429155-listarch-gcc-bugs=gcc.gnu.org@gcc.gnu.org>
Delivered-To: listarch-gcc-bugs@gcc.gnu.org
Received: (qmail 11270 invoked by alias); 6 Sep 2013 18:58:52 -0000
Mailing-List: contact gcc-bugs-help@gcc.gnu.org; run by ezmlm
Precedence: bulk
List-Id: <gcc-bugs.gcc.gnu.org>
List-Archive: <http://gcc.gnu.org/ml/gcc-bugs/>
List-Post: <mailto:gcc-bugs@gcc.gnu.org>
List-Help: <mailto:gcc-bugs-help@gcc.gnu.org>
Sender: gcc-bugs-owner@gcc.gnu.org
Delivered-To: mailing list gcc-bugs@gcc.gnu.org
Received: (qmail 11213 invoked by uid 48); 6 Sep 2013 18:58:48 -0000
From: "hjl.tools at gmail dot com" <gcc-bugzilla@gcc.gnu.org>
To: gcc-bugs@gcc.gnu.org
Subject: [Bug rtl-optimization/58295] [4.8/4.9 regression] Missed zero-extension elimination in the combiner
Date: Fri, 06 Sep 2013 18:58:00 -0000
X-Bugzilla-Reason: CC
X-Bugzilla-Type: changed
X-Bugzilla-Watch-Reason: None
X-Bugzilla-Product: gcc
X-Bugzilla-Component: rtl-optimization
X-Bugzilla-Version: 4.9.0
X-Bugzilla-Keywords: missed-optimization
X-Bugzilla-Severity: normal
X-Bugzilla-Who: hjl.tools at gmail dot com
X-Bugzilla-Status: NEW
X-Bugzilla-Priority: P3
X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org
X-Bugzilla-Target-Milestone: 4.8.2
X-Bugzilla-Flags:
X-Bugzilla-Changed-Fields:
Message-ID: <bug-58295-4-zKtygcd4zb@http.gcc.gnu.org/bugzilla/>
In-Reply-To: <bug-58295-4@http.gcc.gnu.org/bugzilla/>
References: <bug-58295-4@http.gcc.gnu.org/bugzilla/>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: 7bit
X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/
Auto-Submitted: auto-generated
MIME-Version: 1.0
X-SW-Source: 2013-09/txt/msg00395.txt.bz2
Content-length: 498

http://gcc.gnu.org/bugzilla/show_bug.cgi?idX295

--- Comment #6 from H.J. Lu <hjl.tools at gmail dot com> ---
(In reply to Eric Botcazou from comment #5)
> Yes and, although x86 is the dominant architecture, it shouldn't be allowed
> to penalize all the others.  I think we should restrict the effect of
> r191928, in particular it makes little sense as-is if you also define
> PROMOTE_MODE as on most RISC architectures.

We can limit the transformation to (truncate:SI (op:DI (x:DI) (y:DI))).