From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-bugs-return-457721-listarch-gcc-bugs=gcc.gnu.org@gcc.gnu.org>
Received: (qmail 1993 invoked by alias); 4 Aug 2014 16:35:19 -0000
Mailing-List: contact gcc-bugs-help@gcc.gnu.org; run by ezmlm
Precedence: bulk
List-Id: <gcc-bugs.gcc.gnu.org>
List-Archive: <http://gcc.gnu.org/ml/gcc-bugs/>
List-Post: <mailto:gcc-bugs@gcc.gnu.org>
List-Help: <mailto:gcc-bugs-help@gcc.gnu.org>
Sender: gcc-bugs-owner@gcc.gnu.org
Received: (qmail 1937 invoked by uid 55); 4 Aug 2014 16:35:16 -0000
From: "edmarwjr at gcc dot gnu.org" <gcc-bugzilla@gcc.gnu.org>
To: gcc-bugs@gcc.gnu.org
Subject: [Bug middle-end/60102] [4.9/4.10 Regression] powerpc fp-bit ices at dwf_regno
Date: Mon, 04 Aug 2014 16:35:00 -0000
X-Bugzilla-Reason: CC
X-Bugzilla-Type: changed
X-Bugzilla-Watch-Reason: None
X-Bugzilla-Product: gcc
X-Bugzilla-Component: middle-end
X-Bugzilla-Version: 4.9.0
X-Bugzilla-Keywords: build
X-Bugzilla-Severity: normal
X-Bugzilla-Who: edmarwjr at gcc dot gnu.org
X-Bugzilla-Status: UNCONFIRMED
X-Bugzilla-Priority: P3
X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org
X-Bugzilla-Target-Milestone: 4.9.2
X-Bugzilla-Flags:
X-Bugzilla-Changed-Fields:
Message-ID: <bug-60102-4-ulv10uic59@http.gcc.gnu.org/bugzilla/>
In-Reply-To: <bug-60102-4@http.gcc.gnu.org/bugzilla/>
References: <bug-60102-4@http.gcc.gnu.org/bugzilla/>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: 7bit
X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/
Auto-Submitted: auto-generated
MIME-Version: 1.0
X-SW-Source: 2014-08/txt/msg00218.txt.bz2

https://gcc.gnu.org/bugzilla/show_bug.cgi?id=60102

--- Comment #16 from edmarwjr at gcc dot gnu.org ---
Author: edmarwjr
Date: Mon Aug  4 16:34:34 2014
New Revision: 213596

URL: https://gcc.gnu.org/viewcvs?rev=213596&root=gcc&view=rev
Log:
    PR target/60102

[libgcc]
2014-07-31  Rohit  <rohitarulraj@freescale.com>
    * config/rs6000/linux-unwind.h (ppc_fallback_frame_state): Update
      based on change in SPE high register numbers and 3 HTM registers.

[gcc]
2014-07-31  Rohit  <rohitarulraj@freescale.com>
    * config/rs6000/rs6000.c
      (rs6000_reg_names) : Add SPE high register names.
      (alt_reg_names) : Likewise.
      (rs6000_dwarf_register_span) : For SPE high registers, replace
      dwarf register numbers with GCC hard register numbers.
      (rs6000_init_dwarf_reg_sizes_extra) : Likewise.
      (rs6000_dbx_register_number): For SPE high registers, return dwarf
      register number for the corresponding GCC hard register number.

    * config/rs6000/rs6000.h
      (FIRST_PSEUDO_REGISTER) : Update based on 32 newly added GCC hard
      register numbers for SPE high registers.
      (DWARF_FRAME_REGISTERS) :  Likewise.
      (DWARF_REG_TO_UNWIND_COLUMN) : Likewise.
      (DWARF_FRAME_REGNUM) : Likewise.
      (FIXED_REGISTERS) : Likewise.
      (CALL_USED_REGISTERS) : Likewise.
      (CALL_REALLY_USED_REGISTERS) : Likewise.
      (REG_ALLOC_ORDER) : Likewise.
      (enum reg_class) : Likewise.
      (REG_CLASS_NAMES) : Likewise.
      (REG_CLASS_CONTENTS) : Likewise.
      (SPE_HIGH_REGNO_P) : New macro to identify SPE high registers.    

    * gcc.target/powerpc/pr60102.c: New testcase.


Modified:
    trunk/gcc/ChangeLog
    trunk/gcc/config/rs6000/rs6000.c
    trunk/gcc/config/rs6000/rs6000.h
    trunk/gcc/config/rs6000/rs6000.md
    trunk/libgcc/ChangeLog
    trunk/libgcc/config/rs6000/linux-unwind.h