From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-bugs-return-486619-listarch-gcc-bugs=gcc.gnu.org@gcc.gnu.org>
Received: (qmail 51959 invoked by alias); 19 May 2015 10:29:15 -0000
Mailing-List: contact gcc-bugs-help@gcc.gnu.org; run by ezmlm
Precedence: bulk
List-Id: <gcc-bugs.gcc.gnu.org>
List-Archive: <http://gcc.gnu.org/ml/gcc-bugs/>
List-Post: <mailto:gcc-bugs@gcc.gnu.org>
List-Help: <mailto:gcc-bugs-help@gcc.gnu.org>
Sender: gcc-bugs-owner@gcc.gnu.org
Received: (qmail 51928 invoked by uid 48); 19 May 2015 10:29:12 -0000
From: "ramana at gcc dot gnu.org" <gcc-bugzilla@gcc.gnu.org>
To: gcc-bugs@gcc.gnu.org
Subject: [Bug target/66200] New: GCC for ARM / AArch64 doesn't define TARGET_RELAXED_ORDERING
Date: Tue, 19 May 2015 10:29:00 -0000
X-Bugzilla-Reason: CC
X-Bugzilla-Type: new
X-Bugzilla-Watch-Reason: None
X-Bugzilla-Product: gcc
X-Bugzilla-Component: target
X-Bugzilla-Version: 4.8.0
X-Bugzilla-Keywords:
X-Bugzilla-Severity: normal
X-Bugzilla-Who: ramana at gcc dot gnu.org
X-Bugzilla-Status: UNCONFIRMED
X-Bugzilla-Resolution:
X-Bugzilla-Priority: P3
X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org
X-Bugzilla-Target-Milestone: ---
X-Bugzilla-Flags:
X-Bugzilla-Changed-Fields: bug_id short_desc product version bug_status bug_severity priority component assigned_to reporter target_milestone
Message-ID: <bug-66200-4@http.gcc.gnu.org/bugzilla/>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: 7bit
X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/
Auto-Submitted: auto-generated
MIME-Version: 1.0
X-SW-Source: 2015-05/txt/msg01459.txt.bz2

https://gcc.gnu.org/bugzilla/show_bug.cgi?id=66200

            Bug ID: 66200
           Summary: GCC for ARM / AArch64 doesn't define
                    TARGET_RELAXED_ORDERING
           Product: gcc
           Version: 4.8.0
            Status: UNCONFIRMED
          Severity: normal
          Priority: P3
         Component: target
          Assignee: unassigned at gcc dot gnu.org
          Reporter: ramana at gcc dot gnu.org
  Target Milestone: ---

ARM / AArch64 have a relaxed memory model, the ports need to define
TARGET_RELAXED_ORDERING and the corresponding macros for libstdc++.

This has been a problem on the ARM port since the time the feature was
introduced into the compiler in 2004 and in the AArch64 port since the dawn of
time.