From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (qmail 126474 invoked by alias); 7 Sep 2015 13:57:45 -0000 Mailing-List: contact gcc-bugs-help@gcc.gnu.org; run by ezmlm Precedence: bulk List-Id: List-Archive: List-Post: List-Help: Sender: gcc-bugs-owner@gcc.gnu.org Received: (qmail 126413 invoked by uid 48); 7 Sep 2015 13:57:42 -0000 From: "afomin.mailbox at gmail dot com" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/67480] New: AVX512 bitwise logic operations pattern is incorrect Date: Mon, 07 Sep 2015 13:57:00 -0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: new X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 6.0 X-Bugzilla-Keywords: assemble-failure, wrong-code X-Bugzilla-Severity: normal X-Bugzilla-Who: afomin.mailbox at gmail dot com X-Bugzilla-Status: UNCONFIRMED X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: bug_id short_desc product version bug_status keywords bug_severity priority component assigned_to reporter cc target_milestone cf_gcctarget Message-ID: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 7bit X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 X-SW-Source: 2015-09/txt/msg00507.txt.bz2 https://gcc.gnu.org/bugzilla/show_bug.cgi?id=67480 Bug ID: 67480 Summary: AVX512 bitwise logic operations pattern is incorrect Product: gcc Version: 6.0 Status: UNCONFIRMED Keywords: assemble-failure, wrong-code Severity: normal Priority: P3 Component: target Assignee: unassigned at gcc dot gnu.org Reporter: afomin.mailbox at gmail dot com CC: kyukhin at gcc dot gnu.org, ubizjak at gmail dot com Target Milestone: --- Target: i?86-*-*, x86_64-*-* For the loop in the attached testcase compiled with -mavx512bw -O2 -ftree-vectorize, we emit invalid AVX512 bitwise logic instruction. The reason is wrong define_insn pattern: given a, let's say, bitwise `and` instruction with Q/H mode and no masking for AVX512{F,BW} target, we may result in emitting an vp instruction without as there is no AVX512VL support.