From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id AF1BE3851C01; Thu, 2 Jul 2020 23:12:41 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org AF1BE3851C01 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1593731561; bh=ce35w2H8+Vf+eP93t5jMl8jSjQoYTo4NZOjDWKJYEQA=; h=From:To:Subject:Date:In-Reply-To:References:From; b=b0hroo3DOlZSqzell5dqH8O0mokeWMjJZiYGAg+robOCpWN+vPMykOUWmsMs/Gklp TWzwHxbA2Gtnx5OBONGcLQZbDWforbocoDPK5dkxOfT3HBrcxeTRJhMEm6gsIfuF0H ko0QAiRLlds8OZ/Cfxs4hK33U9/iadJ6AHNSOetk= From: "segher at gcc dot gnu.org" To: gcc-bugs@gcc.gnu.org Subject: [Bug rtl-optimization/89310] Poor code generation returning float field from a struct Date: Thu, 02 Jul 2020 23:12:41 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: rtl-optimization X-Bugzilla-Version: 9.0 X-Bugzilla-Keywords: missed-optimization X-Bugzilla-Severity: normal X-Bugzilla-Who: segher at gcc dot gnu.org X-Bugzilla-Status: ASSIGNED X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 X-BeenThere: gcc-bugs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-bugs mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 02 Jul 2020 23:12:41 -0000 https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D89310 --- Comment #7 from luoxhu at gcc dot gnu.org --- (In reply to Segher Boessenkool from comment #6) > rldicr is one of the insns generated by "*rotl3_mask", which > recognises all canonical formulations of all our rotate-and-mask > instructions. Yes, rldicr could also be generated by "and3_mask", for this case, I suppose use and_di3_mask without shift right and left is enough? (Below is minor change with hard code 0xFFFFFFFF00000000ULL replaced.) rtx mask =3D GEN_INT (HOST_WIDE_INT_M1U << 32); emit_insn (gen_anddi3 (tmp, op1, mask)); emit_insn (gen_p8_mtvsrd_sf (op0, tmp)); emit_insn (gen_vsx_xscvspdpn_directmove (op0, op0)); DONE; --- Comment #8 from Segher Boessenkool --- That looks good yes.=