From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 1A9C63858020; Tue, 9 Nov 2021 02:38:38 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 1A9C63858020 From: "guihaoc at gcc dot gnu.org" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/93453] PPC: rldimi not taken into account to avoid shift+or Date: Tue, 09 Nov 2021 02:38:37 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 8.3.0 X-Bugzilla-Keywords: missed-optimization X-Bugzilla-Severity: normal X-Bugzilla-Who: guihaoc at gcc dot gnu.org X-Bugzilla-Status: NEW X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: cc Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 X-BeenThere: gcc-bugs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-bugs mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Tue, 09 Nov 2021 02:38:38 -0000 https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D93453 HaoChen Gui changed: What |Removed |Added ---------------------------------------------------------------------------- CC| |guihaoc at gcc dot gnu.org --- Comment #2 from HaoChen Gui --- My solution is to split the move (from TI to V1TI) into one vsx_concat_v2di= and one V2DI to V1TI move. Thus, TI register 122 can be decomposed. (insn 12 11 17 2 (set (reg:V1TI 121 [ b ]) (subreg:V1TI (reg:TI 122 [ a ]) 0)) "test2.c":4:5 1167 {vsx_movv1ti_64bit} (expr_list:REG_DEAD (reg:TI 122 [ a ]) (nil))) //after split pass (insn 23 11 24 2 (set (reg:V2DI 125) (vec_concat:V2DI (subreg:DI (reg:TI 122 [ a ]) 0) (subreg:DI (reg:TI 122 [ a ]) 8))) "test2.c":4:5 -1 (nil)) (insn 24 23 17 2 (set (reg:V1TI 121 [ b ]) (subreg:V1TI (reg:V2DI 125) 0)) "test2.c":4:5 -1 (nil)) //after subreg pass (insn 23 11 24 2 (set (reg:V2DI 125) (vec_concat:V2DI (reg:DI 126 [ a ]) (reg:DI 127 [ a+8 ]))) "test2.c":4:5 1346 {vsx_concat_v2di} (nil)) (insn 24 23 17 2 (set (reg:V1TI 121 [ b ]) (subreg:V1TI (reg:V2DI 125) 0)) "test2.c":4:5 1167 {vsx_movv1ti_64b= it} (nil))=