From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 69CA8385E018; Tue, 14 Apr 2020 13:02:12 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 69CA8385E018 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1586869332; bh=yWnj7HUxcMdYuU2MqFGOFZ3r5dYE1SachsgXxZAgg3w=; h=From:To:Subject:Date:In-Reply-To:References:From; b=r0qN/tgVtErw0pZJlm4xNIRwO0giP+dvDP2E/+L8VApAS2Jf4CM8pJOD5T12w9142 1bz0QoB6tt61X89UUJXrBJxfx9vZX0+2TOxbqQtLewo+YCruMXzJNxguwszH2jleQM XnQeOO6mb6KSSHX8vNKBbFzTFcpOm8w/E/GNPYA8= From: "cvs-commit at gcc dot gnu.org" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/94561] [10 Regression] ICE in ix86_get_ssemov Date: Tue, 14 Apr 2020 13:02:12 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 10.0 X-Bugzilla-Keywords: ice-on-valid-code, patch X-Bugzilla-Severity: normal X-Bugzilla-Who: cvs-commit at gcc dot gnu.org X-Bugzilla-Status: ASSIGNED X-Bugzilla-Resolution: X-Bugzilla-Priority: P1 X-Bugzilla-Assigned-To: hjl.tools at gmail dot com X-Bugzilla-Target-Milestone: 10.0 X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 X-BeenThere: gcc-bugs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-bugs mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Tue, 14 Apr 2020 13:02:12 -0000 https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D94561 --- Comment #3 from CVS Commits --- The master branch has been updated by H.J. Lu : https://gcc.gnu.org/g:438ffa2a8fac925b1bee8862fa15bc5380c0dffd commit r10-7715-g438ffa2a8fac925b1bee8862fa15bc5380c0dffd Author: H.J. Lu Date: Tue Apr 14 06:00:21 2020 -0700 i386: Remove mode size check in ix86_get_ssemov Even though ix86_hard_regno_mode_ok doesn't allow xmm16-xmm31 nor ymm16-ymm31 in 128/256 bit modes when AVX512VL is disabled, LRA can still generate reg to reg moves with xmm16-xmm31 and ymm16-ymm31 in 128/256 bit modes. Remove mode size check in ix86_get_ssemov. gcc/ PR target/94561 * config/i386/i386.c (ix86_get_ssemov): Remove mode size check. gcc/testsuite/ PR target/94561 * gcc.target/i386/pr94561.c: New test.=