From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 7C9BA385DC0F; Tue, 14 Apr 2020 23:56:08 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 7C9BA385DC0F DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1586908568; bh=pL1T01kJ2As1Dc4AIxiI5eeBhaeD+ARa3HCF9RXF5lo=; h=From:To:Subject:Date:In-Reply-To:References:From; b=GG5HP1XhDzei4mKqf0dJXSp8OlUDvHHbIfjMiPADPlb/ziCRFNdOhAeM79cOb8d5Y YZ2CLvDM8SKOuKriXVzNvkOlrfuN1ER692gYg6XBbVIXxAvOTqAUuCeYFZ1/d1LCjK l6TxLyGlgUYnzwc1L9NRwZwwNviuk6MlpsbqZejY= From: "cvs-commit at gcc dot gnu.org" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/94584] memw is missing before u8/u16 volatile loads Date: Tue, 14 Apr 2020 23:56:08 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 10.0 X-Bugzilla-Keywords: wrong-code X-Bugzilla-Severity: normal X-Bugzilla-Who: cvs-commit at gcc dot gnu.org X-Bugzilla-Status: UNCONFIRMED X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 X-BeenThere: gcc-bugs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-bugs mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Tue, 14 Apr 2020 23:56:08 -0000 https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D94584 --- Comment #1 from CVS Commits --- The master branch has been updated by Max Filippov : https://gcc.gnu.org/g:a288e202c5e50704968685fc2922d159335be2cb commit r10-7728-ga288e202c5e50704968685fc2922d159335be2cb Author: Max Filippov Date: Mon Apr 13 13:26:04 2020 -0700 xtensa: fix PR target/94584 Patterns zero_extendhisi2, zero_extendqisi2 and extendhisi2_internal can load value from memory, but they don't treat volatile memory correctly. Add %v1 before load instructions to emit 'memw' instruction when -mserialize-volatile is in effect. 2020-04-14 Max Filippov gcc/ * config/xtensa/xtensa.md (zero_extendhisi2, zero_extendqisi2) (extendhisi2_internal): Add %v1 before the load instructions. gcc/testsuite/ * gcc.target/xtensa/pr94584.c: New test.=