From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 685D0385DC08; Thu, 16 Apr 2020 14:46:06 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 685D0385DC08 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1587048366; bh=hdVP/76Zj4r32xu6s1zLrVQAz6yrCBzVH4N2fEkvxHo=; h=From:To:Subject:Date:In-Reply-To:References:From; b=SzYZk10504iNeOguVpzpsOrvw95OpuU8DdIt2d3PPs6Iyz5daW6FoD+1UAqSbwDcz eCgzROY7aDvyprjUxgoeJxfCT7S1cp436SkYHnmb9S3/v3tIYf+bU+lcJFnTwhrzEz Cev4DoQ52C+7PUZhJZ9YREKU0CuUZHCMRrloAtNo= From: "cvs-commit at gcc dot gnu.org" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/94606] [10 Regression] ICE creating fixed-length SVE predicate Date: Thu, 16 Apr 2020 14:45:52 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 10.0 X-Bugzilla-Keywords: ice-on-valid-code X-Bugzilla-Severity: normal X-Bugzilla-Who: cvs-commit at gcc dot gnu.org X-Bugzilla-Status: ASSIGNED X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: rsandifo at gcc dot gnu.org X-Bugzilla-Target-Milestone: 10.0 X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 X-BeenThere: gcc-bugs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-bugs mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 16 Apr 2020 14:46:06 -0000 https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D94606 --- Comment #2 from CVS Commits --- The master branch has been updated by Richard Sandiford : https://gcc.gnu.org/g:26bebf576ddcdcfb596f07e8c2896f17c48516e7 commit r10-7759-g26bebf576ddcdcfb596f07e8c2896f17c48516e7 Author: Richard Sandiford Date: Wed Apr 15 13:52:20 2020 +0100 aarch64: Fix mismatched SVE predicate modes [PR94606] For this testcase we ended up generating the invalid rtl: (insn 10 9 11 2 (set (reg:VNx16BI 105) (and:VNx16BI (xor:VNx16BI (reg:VNx8BI 103) (reg:VNx16BI 104)) (reg:VNx16BI 104))) "/tmp/bar.c":9:12 -1 (nil)) Fixed by taking the VNx16BI lowpart. It's safe to do that here because the gp (r104) masks out the extra odd-indexed bits. 2020-04-16 Richard Sandiford gcc/ PR target/94606 * config/aarch64/aarch64.c (aarch64_expand_sve_const_pred_eor): Take the VNx16BI lowpart of the recursively-generated constant. gcc/testsuite/ PR target/94606 * gcc.dg/vect/pr94606.c: New test.=