From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id BECE4385DC1B; Wed, 15 Apr 2020 12:38:39 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org BECE4385DC1B DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1586954319; bh=DEUqCEEg+lm6KGoOCzTw06GThaiYQPqSwnDqXTUgDgU=; h=From:To:Subject:Date:From; b=NQ0A32OrWCpqJhrTo889uVnM3c3/w8CXJD9JsqE6D3aufxbkeat1g9MrD8vaklRSf q/zyM4VfLp3n8veloybVGXtGzw6SSUVr5HgSUO9c5lRbQBPre/jWuOuqt2BPv23vGu 0FF5GvAH5Q+N4exaykmfvoEcFPtcILsQVzbgMYPA= From: "rsandifo at gcc dot gnu.org" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/94606] New: [10 Regression] ICE creating fixed-length SVE predicate Date: Wed, 15 Apr 2020 12:38:39 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: new X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 10.0 X-Bugzilla-Keywords: ice-on-valid-code X-Bugzilla-Severity: normal X-Bugzilla-Who: rsandifo at gcc dot gnu.org X-Bugzilla-Status: UNCONFIRMED X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: bug_id short_desc product version bug_status keywords bug_severity priority component assigned_to reporter target_milestone cf_gcctarget Message-ID: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 X-BeenThere: gcc-bugs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-bugs mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Wed, 15 Apr 2020 12:38:39 -0000 https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D94606 Bug ID: 94606 Summary: [10 Regression] ICE creating fixed-length SVE predicate Product: gcc Version: 10.0 Status: UNCONFIRMED Keywords: ice-on-valid-code Severity: normal Priority: P3 Component: target Assignee: unassigned at gcc dot gnu.org Reporter: rsandifo at gcc dot gnu.org Target Milestone: --- Target: aarch64*-*-* Compiling the following testcase with -O3 -march=3Darmv8.2-a+sve -msve-vector-bits=3D256: const short mask[] =3D { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1 }; int foo (short *restrict x, short *restrict y) { for (int i =3D 0; i < 16; ++i) if (mask[i]) x[i] +=3D y[i]; } gives: error: unrecognizable insn: 10 | } | ^ (insn 10 9 11 2 (set (reg:VNx16BI 105) (and:VNx16BI (xor:VNx16BI (reg:VNx8BI 103) (reg:VNx16BI 104)) (reg:VNx16BI 104))) "/tmp/bar.c":9:12 -1 (nil)) during RTL pass: vregs because the first operand to the xor has the wrong mode.=