From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 888EF383F87A; Mon, 4 May 2020 08:43:57 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 888EF383F87A DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1588581837; bh=Fd9KT1Ou37BRsuhEDszlSf4sL0Rm+i4aM0e6qRbGn0A=; h=From:To:Subject:Date:In-Reply-To:References:From; b=f8uF1xe91SvHgUWoOkjHl8io7bxMItXBhU8L59Y4grbBD9B4DrnFKmyslaPpqFDs6 VWrMGOUpgrG+AQ94t/dJGRmwe0yi38R2Q+ZOCCHwSIj5+xJ8FneIjaSwswdtIRtXAY LcPQ5tbWNrkhU5NeJwQVK1tk6Ddpn8G9CVIholbY= From: "cvs-commit at gcc dot gnu.org" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/94613] S/390, powerpc: Wrong code generated for vec_sel builtin Date: Mon, 04 May 2020 08:43:57 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 10.0 X-Bugzilla-Keywords: wrong-code X-Bugzilla-Severity: normal X-Bugzilla-Who: cvs-commit at gcc dot gnu.org X-Bugzilla-Status: NEW X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: krebbel at gcc dot gnu.org X-Bugzilla-Target-Milestone: 10.0 X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 X-BeenThere: gcc-bugs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-bugs mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Mon, 04 May 2020 08:43:57 -0000 https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D94613 --- Comment #10 from CVS Commits --- The releases/gcc-8 branch has been updated by Andreas Krebbel : https://gcc.gnu.org/g:cf16ecdd897a73a1651aba50533c5a6fd73e842c commit r8-10232-gcf16ecdd897a73a1651aba50533c5a6fd73e842c Author: Andreas Krebbel Date: Mon May 4 10:43:02 2020 +0200 PR94613: Fix vec_sel builtin for IBM Z The vsel instruction is a bit-wise select instruction. Using an IF_THEN_ELSE to express it in RTL is wrong and leads to wrong code being generated in the combine pass. With the patch the pattern is written using bit operations. However, I've just noticed that the manual still demands a fixed point mode for AND/IOR and friends although several targets emit bit ops on floating point vectors (including i386, Power, and s390). So I assume this is a safe thing to do?! gcc/ChangeLog: 2020-05-04 Andreas Krebbel Backport from mainline 2020-04-20 Andreas Krebbel PR target/94613 * config/s390/s390-builtin-types.def: Add 3 new function modes. * config/s390/s390-builtins.def: Add mode dependent low-level builtin and map the overloaded builtins to these. * config/s390/vx-builtins.md ("vec_selV_HW"): Rename to ... ("vsel Backport from mainline 2020-04-20 Andreas Krebbel PR target/94613 * gcc.target/s390/zvector/pr94613.c: New test. * gcc.target/s390/zvector/vec_sel-1.c: New test.=