From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 53D4B386F42C; Thu, 20 Aug 2020 15:27:23 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 53D4B386F42C DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1597937243; bh=YPPWW1eQJQZhbK+SsRpeKSwGOHF/wKgNhH5o0kavQmQ=; h=From:To:Subject:Date:In-Reply-To:References:From; b=hLtuud4kQuqpsPK+BvpMwwgPENDuuzGBVExOGowTDAQkxZHHFsJI+WJe/9ZEvb9q3 QhVwNGQ2MZmRhSaKwrJMpL3Z+aZ5FILMHxPA8xdyGJq82TrkevyGTgnTg2HMbQB1n8 Utzk2fCRCtjHcZrOcdtWrVhppPVUwbtgErKIBLU0= From: "cvs-commit at gcc dot gnu.org" To: gcc-bugs@gcc.gnu.org Subject: [Bug c/96683] Arm: MVE ACLE intrinsics vst1q_{s8|u8|s16|u16} is not supported by GCC. Date: Thu, 20 Aug 2020 15:27:23 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: c X-Bugzilla-Version: 11.0 X-Bugzilla-Keywords: X-Bugzilla-Severity: normal X-Bugzilla-Who: cvs-commit at gcc dot gnu.org X-Bugzilla-Status: NEW X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: joeramsay at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 X-BeenThere: gcc-bugs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-bugs mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 20 Aug 2020 15:27:23 -0000 https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D96683 --- Comment #1 from CVS Commits --- The master branch has been updated by Joe Ramsay : https://gcc.gnu.org/g:91d206adfe39ce063f6a5731b92a03c05e82e94a commit r11-2782-g91d206adfe39ce063f6a5731b92a03c05e82e94a Author: Joe Ramsay Date: Wed Aug 19 12:34:06 2020 +0000 arm: Require MVE memory operand for destination of vst1q intrinsic Previously, the machine description patterns for vst1q accepted a gener= ic memory operand for the destination, which could lead to an unrecognised builtin when expanding vst1q* intrinsics. This change fixes the pattern to only acce= pt MVE memory operands. gcc/ChangeLog: PR target/96683 * config/arm/mve.md (mve_vst1q_f): Require MVE memory ope= rand for destination. (mve_vst1q_): Likewise. gcc/testsuite/ChangeLog: PR target/96683 * gcc.target/arm/mve/intrinsics/vst1q_f16.c: New test. * gcc.target/arm/mve/intrinsics/vst1q_s16.c: New test. * gcc.target/arm/mve/intrinsics/vst1q_s8.c: New test. * gcc.target/arm/mve/intrinsics/vst1q_u16.c: New test. * gcc.target/arm/mve/intrinsics/vst1q_u8.c: New test.=