From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id ADE9F3857819; Tue, 25 Aug 2020 05:14:12 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org ADE9F3857819 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1598332452; bh=hKQ+Nk6tvkPm1dGRxAgjF5N3BomsKSBTwTk74YhhXXM=; h=From:To:Subject:Date:In-Reply-To:References:From; b=Z8MRJDRfdWjXUTTjLAtgoBpLr49ldUd8G2sTBwtdvWRC1uTAkKD/SDbsv3ycl2aNY 73y0GDVTuTa8h/ivS4GJzQIXutEfbNVO6k7b1ZazW1CS1i2zvfrrvx4Mxvw3vRzTnA jfHxXv0oiGZE1TG9g55luUvdR7708uRQwVV7M6PA= From: "crazylht at gmail dot com" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/96744] [11 Regression] FAIL: gcc.target/i386/avx512bitalgvl-vpopcntb-1.c execution test Date: Tue, 25 Aug 2020 05:14:12 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 10.2.1 X-Bugzilla-Keywords: X-Bugzilla-Severity: normal X-Bugzilla-Who: crazylht at gmail dot com X-Bugzilla-Status: UNCONFIRMED X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 X-BeenThere: gcc-bugs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-bugs mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Tue, 25 Aug 2020 05:14:12 -0000 https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D96744 --- Comment #7 from Hongtao.liu --- (In reply to Uro=C5=A1 Bizjak from comment #5) > (In reply to Hongtao.liu from comment #2) >=20 > > Need to add define_insn for movp2qi/movp2hi? >=20 > Yes, this is needed to cover some corner cases. Please see attachment 491= 14 > [details]. >=20 > However, the patch assumes that avx512vp2intersect implies mavx512dq, Let me check this part. > otherwise there is no direct QImode move from mask register to memory > available. and QImode masks would be indirectly stored through Q_REG. cut from ix86_secondary_reload --- /* QImode spills from non-QI registers require intermediate register on 32bit targets. */ if (mode =3D=3D QImode && ((!TARGET_64BIT && !in_p && INTEGER_CLASS_P (rclass) && MAYBE_NON_Q_CLASS_P (rclass)) || (!TARGET_AVX512DQ && MAYBE_MASK_CLASS_P (rclass)))) { int regno =3D true_regnum (x); /* Return Q_REGS if the operand is in memory. */ if (regno =3D=3D -1) return Q_REGS; return NO_REGS; --- if we disable direct movement between gpr and masks in inline_secondary_memory_needed, how should pass_reload spill QImode mask to memeory, would it be functionality issue? That's why i prefer changing cost model to disable spill to mask in general target, as your patch "Retune mask <-> general moves cost" shows: attachment 49107=