From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id BE4C63857C43; Mon, 24 Aug 2020 14:14:10 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org BE4C63857C43 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1598278450; bh=heJfSk1NCetgNSi20j3R6dLrmTCJLUdMCp//Sd8Oa7Y=; h=From:To:Subject:Date:In-Reply-To:References:From; b=YiWBPs/uZC+/oQPYGI+0M/aBsWn+mj09NI6mDB1e565Cyt4BSAY3HKcqq5+ozYPcG vOqH/i02prySgHWX3V98U7l67WYhUGJubBl+ZNha657Lom2shlS5CCtqUWoxzjfnt4 X7ltyYhVTU+8NvSnk9v5zJJIrd+KaLtINroN+zqw= From: "ubizjak at gmail dot com" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/96744] [11 Regression] FAIL: gcc.target/i386/avx512bitalgvl-vpopcntb-1.c execution test Date: Mon, 24 Aug 2020 14:14:10 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 10.2.1 X-Bugzilla-Keywords: X-Bugzilla-Severity: normal X-Bugzilla-Who: ubizjak at gmail dot com X-Bugzilla-Status: UNCONFIRMED X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 X-BeenThere: gcc-bugs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-bugs mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Mon, 24 Aug 2020 14:14:10 -0000 https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D96744 --- Comment #6 from Uro=C5=A1 Bizjak --- (In reply to Uro=C5=A1 Bizjak from comment #5) > However, the patch assumes that avx512vp2intersect implies mavx512dq, > otherwise there is no direct QImode move from mask register to memory > available. This is the testcase: --cut here-- typedef unsigned char __mmask8; typedef unsigned short __mmask16; typedef long long __m512i __attribute__ ((__vector_size__ (64), __may_alias__)); typedef int __v16si __attribute__ ((__vector_size__ (64))); typedef long long __v8di __attribute__ ((__vector_size__ (64))); void _mm512_2intersect_epi64 (__m512i __A, __m512i __B, __mmask8 *__U, __mmask8 *__M) { __builtin_ia32_2intersectq512 (__U, __M, (__v8di) __A, (__v8di) __B); } --cut here-- cc1 -O2 -march=3Dk8 -mavx512vp2intersect -mavx512bw pr96744.c pr96744.c:13:1: error: insn does not satisfy its constraints: 13 | } | ^ (insn 24 9 25 2 (set (mem/c:QI (plus:DI (reg/f:DI 7 sp) (const_int -2 [0xfffffffffffffffe])) [1 %sfp+-2 S1 A16]) (reg:QI 68 k0 [86])) "pr96744.c":12:3 77 {*movqi_internal} (expr_list:REG_DEAD (reg:QI 68 k0 [86]) (nil))) during RTL pass: cprop_hardreg compiles OK when -mavx512dq is added.=