From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 92C70395B818; Wed, 27 Jan 2021 13:38:01 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 92C70395B818 From: "clyon at gcc dot gnu.org" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/98849] [11 Regression] ICE in expand_shift_1, at expmed.c:2658 since g:7432f255b70811dafaf325d9403 Date: Wed, 27 Jan 2021 13:38:01 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 11.0 X-Bugzilla-Keywords: ice-on-valid-code X-Bugzilla-Severity: normal X-Bugzilla-Who: clyon at gcc dot gnu.org X-Bugzilla-Status: NEW X-Bugzilla-Resolution: X-Bugzilla-Priority: P1 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: 11.0 X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 X-BeenThere: gcc-bugs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-bugs mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Wed, 27 Jan 2021 13:38:01 -0000 https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D98849 --- Comment #6 from Christophe Lyon --- I'm not familiar with iwmmxt, but the testcase in comment #2 is vectorized with: * -mcpu=3Dcortex-a9 -mfpu=3Dauto -mfloat-abi=3Dhard (uses Neon FPU) * -mcpu=3Dcortex-m55 -mfpu=3Dauto -mfloat-abi=3Dhard (uses MVE/Helium FPU) in both cases -mfloat-abi=3Dhard is required. Using -mcpu=3Diwmmxt -mfpu=3Dauto -mfloat-abi=3Dhard fails because: cc1: error: '-mfloat-abi=3Dhard': selected processor lacks an FPU so to answer your question arm does have vector shift by scalar. But the Neon/MVE patterns use a const_vector constraint (see mve_vshlq_ and vashl3 in vec-common.md and ashl3_iw= mmxt in iwmmxt.md)=