From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 4DB8F3858D38; Sun, 28 May 2023 10:49:48 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 4DB8F3858D38 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1685270988; bh=d34LrWzFy5CYSLgFIFbcxRRDamOY+1dRuM14g8crGwk=; h=From:To:Subject:Date:In-Reply-To:References:From; b=OSAyqXayswfDGdn2CBxVelac5XLc+TRJTa5Q2oyBlyF+U9WouC2EH91jcrW/yIq2B LxRgh9NrysrmZB8t6mOO7ealmVZswAGWelODYWaQD9MXT6uByDSS8448nkylBjVwqj jhhazpqu1eomJibG6K53z8i1q25BHBabBXnnKDOw= From: "gjl at gcc dot gnu.org" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/99435] avr: incorrect I/O address ranges for some cores Date: Sun, 28 May 2023 10:49:47 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: unknown X-Bugzilla-Keywords: X-Bugzilla-Severity: normal X-Bugzilla-Who: gjl at gcc dot gnu.org X-Bugzilla-Status: RESOLVED X-Bugzilla-Resolution: INVALID X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: bug_status resolution Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 List-Id: https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D99435 Georg-Johann Lay changed: What |Removed |Added ---------------------------------------------------------------------------- Status|WAITING |RESOLVED Resolution|--- |INVALID --- Comment #3 from Georg-Johann Lay --- Closed as invalid. The linked ATmega16U4 states on page 26: > 5. AVR Memories > 5.4 I/O Memory > [...] > I/O Registers within the address range 0x00 - 0x1F are directly bit-acces= sible > using the SBI and CBI instructions. In these registers, the value of sing= le > bits can be checked by using the SBIS and SBIC instructions. Refer to the > instruction set section for more details. When using the I/O specific com= mands > IN and OUT, the I/O addresses 0x00 - 0x3F must be used. When addressing I= /O > Registers as data space using LD and ST instructions, 0x20 must be added = to > these addresses. The device is a complex microcontroller with more periph= eral > units than can be supported within the 64 location reserved in Opcode for= the > IN and OUT instructions. For the Extended I/O space from 0x60 - 0xFF in S= RAM, > only the ST/STS/STD and LD/LDS/LDD instructions can be used. So the lower I/O has a range of 5 bits (CBI, SBI, SBIC, SBIS), and the I/O addressable by IN and OUT has a range of 6 bits.=