From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 1E190385701F; Tue, 23 Mar 2021 13:37:25 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 1E190385701F From: "jakub at gcc dot gnu.org" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/99724] [11 Regression] CE in in extract_insn, at recog.c:2770 Date: Tue, 23 Mar 2021 13:37:25 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 11.0 X-Bugzilla-Keywords: ice-on-valid-code X-Bugzilla-Severity: normal X-Bugzilla-Who: jakub at gcc dot gnu.org X-Bugzilla-Status: NEW X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: 11.0 X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 X-BeenThere: gcc-bugs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-bugs mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Tue, 23 Mar 2021 13:37:25 -0000 https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D99724 --- Comment #3 from Jakub Jelinek --- E.g. I can't find a neg pattern in iwmmxt.md either, so r11-5990-g4cbb7cab47a3b91a12ad52baab5bbe6e4373ce73 is problematic too. And r11-6616-g25bef68902f42f414f99626cefb2d3df81de7dc8 too (don't see any UNSPEC_MISALIGNED_ACCESS in iwmmxt.md either. and/ior/xor is, so that is likely ok. So --- gcc/config/arm/vec-common.md.jj 2021-03-23 10:21:07.096448805 +0100 +++ gcc/config/arm/vec-common.md 2021-03-23 14:36:54.823323029 +0100 @@ -202,13 +202,13 @@ (define_expand "xor3" (define_expand "one_cmpl2" [(set (match_operand:VDQ 0 "s_register_operand") (not:VDQ (match_operand:VDQ 1 "s_register_operand")))] - "ARM_HAVE__ARITH" + "ARM_HAVE__ARITH && !TARGET_REALLY_IWMMXT" ) (define_expand "neg2" [(set (match_operand:VDQWH 0 "s_register_operand" "") (neg:VDQWH (match_operand:VDQWH 1 "s_register_operand" "")))] - "ARM_HAVE__ARITH" + "ARM_HAVE__ARITH && !TARGER_REALLY_IWMMXT" ) (define_expand "cadd3" @@ -281,7 +281,8 @@ (define_expand "movmisalign" [(set (match_operand:VDQX 0 "neon_perm_struct_or_reg_operand") (unspec:VDQX [(match_operand:VDQX 1 "neon_perm_struct_or_reg_operan= d")] UNSPEC_MISALIGNED_ACCESS))] - "ARM_HAVE__LDST && !BYTES_BIG_ENDIAN && unaligned_access" + "ARM_HAVE__LDST && !BYTES_BIG_ENDIAN + && unaligned_access && !TARGET_REALLY_IWMMXT" { rtx adjust_mem; /* This pattern is not permitted to fail during expansion: if both argume= nts instead?=