public inbox for gcc-cvs-wwwdocs@sourceware.org help / color / mirror / Atom feed
From: Kyrylo Tkachov <ktkachov@sourceware.org> To: gcc-cvs-wwwdocs@gcc.gnu.org Subject: gcc-wwwdocs branch master updated. 12624a2d994e342ee38be548beb02c1937241041 Date: Thu, 9 Apr 2020 11:59:28 +0000 (GMT) [thread overview] Message-ID: <20200409115928.55CCB385B835@sourceware.org> (raw) This is an automated email from the git hooks/post-receive script. It was generated because a ref change was pushed to the repository containing the project "gcc-wwwdocs". The branch, master has been updated via 12624a2d994e342ee38be548beb02c1937241041 (commit) from 56419f3583cf6ded0366840ba348e3d4401d57e3 (commit) Those revisions listed above that are new to this repository have not appeared on any other notification email; so we list those revisions in full, below. - Log ----------------------------------------------------------------- commit 12624a2d994e342ee38be548beb02c1937241041 Author: Kyrylo Tkachov <kyrylo.tkachov@arm.com> Date: Thu Apr 9 12:58:18 2020 +0100 [wwwdocs] Move arm section under aarch64 We logically grouped the aarch64 and arm entries as they share some content but then the alphabetic order came in and put amdgcn and arc between the two. I'm taking the liberty of moving arm under aarch64 and adding a small clarification that the recently added CDE intrinsics implement a beta version of the ACLE specification. diff --git a/htdocs/gcc-10/changes.html b/htdocs/gcc-10/changes.html index 389561d1..c24d1f84 100644 --- a/htdocs/gcc-10/changes.html +++ b/htdocs/gcc-10/changes.html @@ -567,26 +567,6 @@ a work-in-progress.</p> </li> </ul> -<h3 id="amdgcn">AMD Radeon (GCN)</h3> -<ul> - <li>The code generation and in particular the vectorization support has been - much improved.</li> -</ul> - -<h3 id="arc">ARC</h3> -<ul> - <li>The interrupt service routine functions save all used - registers, including extension registers and auxiliary registers - used by Zero Overhead Loops.</li> - <li>Improve code size by using multiple short instructions instead of - a single long <code>mov</code> or <code>ior</code> instruction when its - long immediate constant is known.</li> - <li>Fix usage of the accumulator register for ARC600.</li> - <li>Fix issues with <code>uncached</code> attribute.</li> - <li>Remove <code>-mq-class</code> option.</li> - <li>Improve 64-bit integer addition and subtraction operations.</li> -</ul> - <h3 id="arm">arm</h3> <ul> <li>Support for the FDPIC ABI has been added. It uses 64-bit @@ -606,8 +586,8 @@ a work-in-progress.</p> (GCC identifiers in parentheses): <ul> <li>Arm Cortex-A77 (<code>cortex-a77</code>).</li> - <li>Arm Cortex-A76AE (<code>cortex-a76ae</code>).</li> - <li>Arm Cortex-M35P (<code>cortex-m35p</code>).</li> + <li>Arm Cortex-A76AE (<code>cortex-a76ae</code>).</li> + <li>Arm Cortex-M35P (<code>cortex-m35p</code>).</li> </ul> The GCC identifiers can be used as arguments to the <code>-mcpu</code> or <code>-mtune</code> options, @@ -624,11 +604,32 @@ a work-in-progress.</p> added: this M-profile feature is no longer restricted to targets with <code>MOVT</code>. For example, <code>-mcpu=cortex-m0</code> now supports this option.</li> - <li>Support for the Custom Datapath Extension ACLE + <li>Support for the Custom Datapath Extension beta ACLE <a href="https://developer.arm.com/docs/101028/0010/custom-datapath-extension"> intrinsics</a> has been added.</li> </ul> + +<h3 id="amdgcn">AMD Radeon (GCN)</h3> +<ul> + <li>The code generation and in particular the vectorization support has been + much improved.</li> +</ul> + +<h3 id="arc">ARC</h3> +<ul> + <li>The interrupt service routine functions save all used + registers, including extension registers and auxiliary registers + used by Zero Overhead Loops.</li> + <li>Improve code size by using multiple short instructions instead of + a single long <code>mov</code> or <code>ior</code> instruction when its + long immediate constant is known.</li> + <li>Fix usage of the accumulator register for ARC600.</li> + <li>Fix issues with <code>uncached</code> attribute.</li> + <li>Remove <code>-mq-class</code> option.</li> + <li>Improve 64-bit integer addition and subtraction operations.</li> +</ul> + <h3 id="avr">AVR</h3> <ul> <li>Support for the XMEGA-like devices ----------------------------------------------------------------------- Summary of changes: htdocs/gcc-10/changes.html | 47 +++++++++++++++++++++++----------------------- 1 file changed, 24 insertions(+), 23 deletions(-) hooks/post-receive -- gcc-wwwdocs
reply other threads:[~2020-04-09 11:59 UTC|newest] Thread overview: [no followups] expand[flat|nested] mbox.gz Atom feed
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20200409115928.55CCB385B835@sourceware.org \ --to=ktkachov@sourceware.org \ --cc=gcc-cvs-wwwdocs@gcc.gnu.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).