From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 1130) id 172F93858D35; Fri, 7 Aug 2020 09:49:35 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 172F93858D35 To: gcc-cvs-wwwdocs@gcc.gnu.org Subject: gcc-wwwdocs branch master updated. d2f0049d34088519fa28c7c6c1ee62d239523258 X-Git-Refname: refs/heads/master X-Git-Reftype: branch X-Git-Oldrev: 297d7c3deb3013f6546ce4faa7ba82fbca46201f X-Git-Newrev: d2f0049d34088519fa28c7c6c1ee62d239523258 Message-Id: <20200807094935.172F93858D35@sourceware.org> Date: Fri, 7 Aug 2020 09:49:35 +0000 (GMT) From: Richard Sandiford X-BeenThere: gcc-cvs-wwwdocs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-cvs-wwwdocs mailing list List-Unsubscribe: , List-Archive: List-Help: List-Subscribe: , X-List-Received-Date: Fri, 07 Aug 2020 09:49:35 -0000 This is an automated email from the git hooks/post-receive script. It was generated because a ref change was pushed to the repository containing the project "gcc-wwwdocs". The branch, master has been updated via d2f0049d34088519fa28c7c6c1ee62d239523258 (commit) from 297d7c3deb3013f6546ce4faa7ba82fbca46201f (commit) Those revisions listed above that are new to this repository have not appeared on any other notification email; so we list those revisions in full, below. - Log ----------------------------------------------------------------- commit d2f0049d34088519fa28c7c6c1ee62d239523258 Author: Richard Sandiford Date: Fri Aug 7 10:49:23 2020 +0100 Document A64FX support in GCC 10.3 diff --git a/htdocs/gcc-10/changes.html b/htdocs/gcc-10/changes.html index b40f9a57..1a9e3ab7 100644 --- a/htdocs/gcc-10/changes.html +++ b/htdocs/gcc-10/changes.html @@ -1093,6 +1093,23 @@ known to be fixed in the 10.2 release. This list might not be complete (that is, it is possible that some PRs that have been fixed are not listed here).

+ +

GCC 10.3

+ +

Target Specific Changes

+ +

AArch64

+
    +
  • GCC now supports the Fujitsu A64FX. The associated -mcpu + and -mtune options are -mcpu=a64fx and + -mtune=a64fx respectively. In particular, + -mcpu=a64fx generates code for Armv8.2-A with SVE and + tunes the code for the A64FX. This includes tuning the SVE code, + although by default the code is still length-agnostic and so works for + all SVE implementations. Adding -msve-vector-bits=512 + makes the code specific to 512-bit SVE.
  • +
+ ----------------------------------------------------------------------- Summary of changes: htdocs/gcc-10/changes.html | 17 +++++++++++++++++ 1 file changed, 17 insertions(+) hooks/post-receive -- gcc-wwwdocs