From mboxrd@z Thu Jan 1 00:00:00 1970
Return-Path:
Received: by sourceware.org (Postfix, from userid 1130)
id BF8AB3861828; Fri, 7 Aug 2020 09:54:40 +0000 (GMT)
DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org BF8AB3861828
To: gcc-cvs-wwwdocs@gcc.gnu.org
Subject: gcc-wwwdocs branch master updated.
72ca39dacf00b1f40fa1ab6f82178a0b03f3d30e
X-Git-Refname: refs/heads/master
X-Git-Reftype: branch
X-Git-Oldrev: d2f0049d34088519fa28c7c6c1ee62d239523258
X-Git-Newrev: 72ca39dacf00b1f40fa1ab6f82178a0b03f3d30e
Message-Id: <20200807095440.BF8AB3861828@sourceware.org>
Date: Fri, 7 Aug 2020 09:54:40 +0000 (GMT)
From: Richard Sandiford
X-BeenThere: gcc-cvs-wwwdocs@gcc.gnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Gcc-cvs-wwwdocs mailing list
List-Unsubscribe: ,
List-Archive:
List-Help:
List-Subscribe: ,
X-List-Received-Date: Fri, 07 Aug 2020 09:54:40 -0000
This is an automated email from the git hooks/post-receive script. It was
generated because a ref change was pushed to the repository containing
the project "gcc-wwwdocs".
The branch, master has been updated
via 72ca39dacf00b1f40fa1ab6f82178a0b03f3d30e (commit)
from d2f0049d34088519fa28c7c6c1ee62d239523258 (commit)
Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.
- Log -----------------------------------------------------------------
commit 72ca39dacf00b1f40fa1ab6f82178a0b03f3d30e
Author: Richard Sandiford
Date: Fri Aug 7 10:54:32 2020 +0100
Document A64FX support in GCC 9.4
diff --git a/htdocs/gcc-9/changes.html b/htdocs/gcc-9/changes.html
index a2a28a9a..8b827386 100644
--- a/htdocs/gcc-9/changes.html
+++ b/htdocs/gcc-9/changes.html
@@ -1146,6 +1146,14 @@ are not listed here).
runtime and use them for standard atomic operations.
For more information please refer to the documentation.
+ GCC now supports the Fujitsu A64FX. The associated -mcpu
+ and -mtune
options are -mcpu=a64fx
and
+ -mtune=a64fx
respectively. In particular,
+ -mcpu=a64fx
generates code for Armv8.2-A with SVE and
+ tunes the code for the A64FX. This includes tuning the SVE code,
+ although by default the code is still length-agnostic and so works for
+ all SVE implementations. Adding -msve-vector-bits=512
+ makes the code specific to 512-bit SVE.