From mboxrd@z Thu Jan 1 00:00:00 1970
Return-Path:
Received: by sourceware.org (Postfix, from userid 2078)
id 43D563854803; Thu, 29 Oct 2020 08:52:53 +0000 (GMT)
DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 43D563854803
To: gcc-cvs-wwwdocs@gcc.gnu.org
Subject: gcc-wwwdocs branch master updated.
88e29096c36837553fc841bd1fa5df6caa776b44
X-Git-Refname: refs/heads/master
X-Git-Reftype: branch
X-Git-Oldrev: 053c956f6e9c71efac5be01f8a8ba79f15d87f4b
X-Git-Newrev: 88e29096c36837553fc841bd1fa5df6caa776b44
Message-Id: <20201029085253.43D563854803@sourceware.org>
Date: Thu, 29 Oct 2020 08:52:53 +0000 (GMT)
From: hongtao Liu
X-BeenThere: gcc-cvs-wwwdocs@gcc.gnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Gcc-cvs-wwwdocs mailing list
List-Unsubscribe: ,
List-Archive:
List-Help:
List-Subscribe: ,
X-List-Received-Date: Thu, 29 Oct 2020 08:52:53 -0000
This is an automated email from the git hooks/post-receive script. It was
generated because a ref change was pushed to the repository containing
the project "gcc-wwwdocs".
The branch, master has been updated
via 88e29096c36837553fc841bd1fa5df6caa776b44 (commit)
from 053c956f6e9c71efac5be01f8a8ba79f15d87f4b (commit)
Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.
- Log -----------------------------------------------------------------
commit 88e29096c36837553fc841bd1fa5df6caa776b44
Author: liuhongt
Date: Thu Oct 29 16:51:24 2020 +0800
[GCC-11] Mention Intel KEYLOCKER.
diff --git a/htdocs/gcc-11/changes.html b/htdocs/gcc-11/changes.html
index befee1f2..6859c91a 100644
--- a/htdocs/gcc-11/changes.html
+++ b/htdocs/gcc-11/changes.html
@@ -245,6 +245,10 @@ a work-in-progress.
UINTR intrinsics are available via the -muintr
compiler switch.
+ New ISA extension support for Intel KEYLOCKER was added to GCC.
+ KEYLOCKER intrinsics are available via the -mkeylocker
+ compiler switch.
+
New ISA extension support for Intel AMX-TILE, AMX-INT8, AMX-BF16 was
added to GCC. AMX-TILE, AMX-INT8, AMX-BF16 intrinsics are available
via the -mamx-tile, -mamx-int8, -mamx-bf16
compiler switch.
@@ -256,7 +260,8 @@ a work-in-progress.
GCC now supports the Intel CPU named Alderlake through
-march=alderlake
.
- The switch enables the CLDEMOTE PTWRITE WAITPKG SERIALIZE ISA extensions.
+ The switch enables the CLDEMOTE PTWRITE WAITPKG SERIALIZE KEYLOCKER
+ ISA extensions.
-----------------------------------------------------------------------
Summary of changes:
htdocs/gcc-11/changes.html | 7 ++++++-
1 file changed, 6 insertions(+), 1 deletion(-)
hooks/post-receive
--
gcc-wwwdocs