public inbox for gcc-cvs-wwwdocs@sourceware.org
help / color / mirror / Atom feed
From: hongtao Liu <liuhongt@sourceware.org>
To: gcc-cvs-wwwdocs@gcc.gnu.org
Subject: gcc-wwwdocs branch master updated. 91701c9846af9558ee3f803a1095457bdc066884
Date: Thu, 12 Nov 2020 01:12:08 +0000 (GMT)	[thread overview]
Message-ID: <20201112011208.4A86E3858D37@sourceware.org> (raw)

This is an automated email from the git hooks/post-receive script. It was
generated because a ref change was pushed to the repository containing
the project "gcc-wwwdocs".

The branch, master has been updated
       via  91701c9846af9558ee3f803a1095457bdc066884 (commit)
      from  3ecf83c60b4c021716bc6c981a7f9acdf8fd0261 (commit)

Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.

- Log -----------------------------------------------------------------
commit 91701c9846af9558ee3f803a1095457bdc066884
Author: liuhongt <hongtao.liu@intel.com>
Date:   Wed Nov 11 10:59:24 2020 +0800

    [GCC-11] Mention Intel AVX-VNNI and add HRESET to ALDERLAKE.

diff --git a/htdocs/gcc-11/changes.html b/htdocs/gcc-11/changes.html
index d7a3a1f9..fc4c74f4 100644
--- a/htdocs/gcc-11/changes.html
+++ b/htdocs/gcc-11/changes.html
@@ -267,15 +267,20 @@ a work-in-progress.</p>
       added to GCC. AMX-TILE, AMX-INT8, AMX-BF16 intrinsics are available
       via the <code>-mamx-tile, -mamx-int8, -mamx-bf16</code> compiler switch.
   </li>
+  <li>New ISA extension support for Intel AVX-VNNI was added to GCC.
+      AVX-VNNI intrinsics are available via the <code>-mavxvnni</code>
+      compiler switch.
+  </li>
   <li>GCC now supports the Intel CPU named Sapphire Rapids through
     <code>-march=sapphirerapids</code>.
     The switch enables the MOVDIRI MOVDIR64B AVX512VP2INTERSECT ENQCMD CLDEMOTE
-    SERIALIZE PTWRITE WAITPKG TSXLDTRK AMT-TILE AMX-INT8 AMX-BF16 ISA extensions.
+    SERIALIZE PTWRITE WAITPKG TSXLDTRK AMT-TILE AMX-INT8 AMX-BF16 AVX-VNNI
+    ISA extensions.
   </li>
   <li>GCC now supports the Intel CPU named Alderlake through
     <code>-march=alderlake</code>.
-    The switch enables the CLDEMOTE PTWRITE WAITPKG SERIALIZE KEYLOCKER
-    ISA extensions.
+    The switch enables the CLDEMOTE PTWRITE WAITPKG SERIALIZE KEYLOCKER AVX-VNNI
+    HRESET ISA extensions.
   </li>
 </ul>
 

-----------------------------------------------------------------------

Summary of changes:
 htdocs/gcc-11/changes.html | 11 ++++++++---
 1 file changed, 8 insertions(+), 3 deletions(-)


hooks/post-receive
-- 
gcc-wwwdocs


                 reply	other threads:[~2020-11-12  1:12 UTC|newest]

Thread overview: [no followups] expand[flat|nested]  mbox.gz  Atom feed

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20201112011208.4A86E3858D37@sourceware.org \
    --to=liuhongt@sourceware.org \
    --cc=gcc-cvs-wwwdocs@gcc.gnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).