gcc-wwwdocs branch master updated. d7b8bde61a4d4490e1baa379b843b372c5d08c15

[Hongyu Wang <hongyuw@sourceware.org>]

This is an automated email from the git hooks/post-receive script. It was
generated because a ref change was pushed to the repository containing
the project "gcc-wwwdocs".

The branch, master has been updated
       via  d7b8bde61a4d4490e1baa379b843b372c5d08c15 (commit)
      from  26e513cbcd050538bc40b8c53186024bdc2b413a (commit)

Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.

- Log -----------------------------------------------------------------
commit d7b8bde61a4d4490e1baa379b843b372c5d08c15
Author: Hongyu Wang <hongyu.wang@intel.com>
Date:   Tue Jan 9 14:36:27 2024 +0800

    gcc-14/changes: Update APX inline asm behavior for x86_64

diff --git a/htdocs/gcc-14/changes.html b/htdocs/gcc-14/changes.html
index d9dc1e08..5644de1e 100644
--- a/htdocs/gcc-14/changes.html
+++ b/htdocs/gcc-14/changes.html
@@ -402,6 +402,12 @@ a work-in-progress.</p>
       NDD, PPX and PUSH2POP2. APX support is available via the
       <code>-mapxf</code> compiler switch.
   </li>
+  <li>For inline asm support with APX, by default the EGPR feature was
+      disabled to prevent potential illegal instruction with EGPR occurs.
+      To invoke egpr usage in inline asm, use new compiler option
+      <code>-mapx-inline-asm-use-gpr32</code> and user should ensure the
+      instruction supports EGPR.
+  </li>
   <li>New ISA extension support for Intel AVX10.1 was added.
       AVX10.1 intrinsics are available via the <code>-mavx10.1</code> or
       <code>-mavx10.1-256</code> compiler switch with 256-bit vector size

-----------------------------------------------------------------------

Summary of changes:
 htdocs/gcc-14/changes.html | 6 ++++++
 1 file changed, 6 insertions(+)


hooks/post-receive
-- 
gcc-wwwdocs