From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 1363) id EC61A385782C; Sun, 23 May 2021 20:15:08 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org EC61A385782C MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain; charset="utf-8" From: Uros Bizjak To: gcc-cvs@gcc.gnu.org Subject: [gcc r12-1006] i386: Add push insns for 4-byte vectors [PR100722] X-Act-Checkin: gcc X-Git-Author: Uros Bizjak X-Git-Refname: refs/heads/master X-Git-Oldrev: fe03f4fc9548b3fdbff3c8284a994feaa7d6307d X-Git-Newrev: c01c4331112aaf45f0de20ed8883dbeab83ed896 Message-Id: <20210523201508.EC61A385782C@sourceware.org> Date: Sun, 23 May 2021 20:15:08 +0000 (GMT) X-BeenThere: gcc-cvs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-cvs mailing list List-Unsubscribe: , List-Archive: List-Help: List-Subscribe: , X-List-Received-Date: Sun, 23 May 2021 20:15:09 -0000 https://gcc.gnu.org/g:c01c4331112aaf45f0de20ed8883dbeab83ed896 commit r12-1006-gc01c4331112aaf45f0de20ed8883dbeab83ed896 Author: Uros Bizjak Date: Sun May 23 22:14:21 2021 +0200 i386: Add push insns for 4-byte vectors [PR100722] 2021-05-23 Uroš Bizjak gcc/ PR target/100722 * config/i386/mmx.md (*push2_rex64): New instruction pattern. (*push2): Ditto. (push splitter for SSE registers): New splitter. gcc/testsuite/ PR target/100722 * gcc.target/i386/pr100722.c: New test. Diff: --- gcc/config/i386/mmx.md | 33 ++++++++++++++++++++++++++++++++ gcc/testsuite/gcc.target/i386/pr100722.c | 17 ++++++++++++++++ 2 files changed, 50 insertions(+) diff --git a/gcc/config/i386/mmx.md b/gcc/config/i386/mmx.md index 4c42e6d93dc..453e8ea406d 100644 --- a/gcc/config/i386/mmx.md +++ b/gcc/config/i386/mmx.md @@ -302,6 +302,39 @@ ] (symbol_ref "true")))]) +;; For TARGET_64BIT we always round up to 8 bytes. +(define_insn "*push2_rex64" + [(set (match_operand:VI_32 0 "push_operand" "=X,X") + (match_operand:VI_32 1 "nonmemory_no_elim_operand" "rC,*v"))] + "TARGET_SSE2 && TARGET_64BIT" + "@ + push{q}\t%q1 + #" + [(set_attr "type" "push,multi") + (set_attr "mode" "DI")]) + +(define_insn "*push2" + [(set (match_operand:VI_32 0 "push_operand" "=<,<") + (match_operand:VI_32 1 "general_no_elim_operand" "rC*m,*v"))] + "TARGET_SSE2 && !TARGET_64BIT" + "@ + push{l}\t%1 + #" + [(set_attr "type" "push,multi") + (set_attr "mode" "SI")]) + +(define_split + [(set (match_operand:VI_32 0 "push_operand") + (match_operand:VI_32 1 "sse_reg_operand"))] + "TARGET_SSE2 && reload_completed" + [(set (reg:P SP_REG) (plus:P (reg:P SP_REG) (match_dup 2))) + (set (match_dup 0) (match_dup 1))] +{ + operands[2] = GEN_INT (-PUSH_ROUNDING (GET_MODE_SIZE (mode))); + /* Preserve memory attributes. */ + operands[0] = replace_equiv_address (operands[0], stack_pointer_rtx); +}) + (define_expand "movmisalign" [(set (match_operand:VI_32 0 "nonimmediate_operand") (match_operand:VI_32 1 "nonimmediate_operand"))] diff --git a/gcc/testsuite/gcc.target/i386/pr100722.c b/gcc/testsuite/gcc.target/i386/pr100722.c new file mode 100644 index 00000000000..f784039f275 --- /dev/null +++ b/gcc/testsuite/gcc.target/i386/pr100722.c @@ -0,0 +1,17 @@ +/* PR target/100722 */ +/* { dg-do compile } */ +/* { dg-options "-O -msse2" } */ + +typedef char int8x4_t __attribute__((vector_size(4))); + +void stack_callee (int8x4_t, int8x4_t, int8x4_t, int8x4_t, + int8x4_t, int8x4_t, int8x4_t); + +int8x4_t stack_caller_x1; + +void stack_caller (void) +{ + stack_callee (stack_caller_x1, stack_caller_x1, stack_caller_x1, + stack_caller_x1, stack_caller_x1, stack_caller_x1, + stack_caller_x1); +}