From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <hongyuw@sourceware.org>
Received: by sourceware.org (Postfix, from userid 7861)
 id 8755F3858C83; Mon, 21 Mar 2022 01:24:23 +0000 (GMT)
DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 8755F3858C83
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
Content-Type: text/plain; charset="utf-8"
From: Hongyu Wang <hongyuw@gcc.gnu.org>
To: gcc-cvs@gcc.gnu.org
Subject: [gcc r12-7730] AVX512FP16: Fix masm=intel output for
 vfc?(madd|mul)csh [PR 104977]
X-Act-Checkin: gcc
X-Git-Author: Hongyu Wang <hongyu.wang@intel.com>
X-Git-Refname: refs/heads/master
X-Git-Oldrev: 31104d654763e40c8380a738d679dd107908273e
X-Git-Newrev: e767da23de12ceb1bf3aece4dae0ae20bf605b04
Message-Id: <20220321012423.8755F3858C83@sourceware.org>
Date: Mon, 21 Mar 2022 01:24:23 +0000 (GMT)
X-BeenThere: gcc-cvs@gcc.gnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Gcc-cvs mailing list <gcc-cvs.gcc.gnu.org>
List-Unsubscribe: <https://gcc.gnu.org/mailman/options/gcc-cvs>,
 <mailto:gcc-cvs-request@gcc.gnu.org?subject=unsubscribe>
List-Archive: <https://gcc.gnu.org/pipermail/gcc-cvs/>
List-Help: <mailto:gcc-cvs-request@gcc.gnu.org?subject=help>
List-Subscribe: <https://gcc.gnu.org/mailman/listinfo/gcc-cvs>,
 <mailto:gcc-cvs-request@gcc.gnu.org?subject=subscribe>
X-List-Received-Date: Mon, 21 Mar 2022 01:24:23 -0000

https://gcc.gnu.org/g:e767da23de12ceb1bf3aece4dae0ae20bf605b04

commit r12-7730-ge767da23de12ceb1bf3aece4dae0ae20bf605b04
Author: Hongyu Wang <hongyu.wang@intel.com>
Date:   Fri Mar 18 23:47:35 2022 +0800

    AVX512FP16: Fix masm=intel output for vfc?(madd|mul)csh [PR 104977]
    
    Fix typo in subst for scalar complex mask_round operand.
    
    gcc/ChangeLog:
    
            PR target/104977
            * config/i386/sse.md
            (avx512fp16_fma<complexopname>sh_v8hf<mask_scalarcz_name><round_scalarcz_name>):
            Correct round operand for intel dialect.
    
    gcc/testsuite/ChangeLog:
    
            PR target/104977
            * gcc.target/i386/pr104977.c: New test.

Diff:
---
 gcc/config/i386/sse.md                   |  2 +-
 gcc/testsuite/gcc.target/i386/pr104977.c | 13 +++++++++++++
 2 files changed, 14 insertions(+), 1 deletion(-)

diff --git a/gcc/config/i386/sse.md b/gcc/config/i386/sse.md
index ed98120be59..21bf3c55c95 100644
--- a/gcc/config/i386/sse.md
+++ b/gcc/config/i386/sse.md
@@ -6723,7 +6723,7 @@
 	  (match_dup 2)
 	  (const_int 3)))]
   "TARGET_AVX512FP16"
-  "v<complexopname>sh\t{<round_scalarcz_mask_op4>%2, %1, %0<mask_scalarcz_operand4>|%0<mask_scalarcz_operand4>, %1, %2<round_scalarcz_maskcz_mask_op4>}"
+  "v<complexopname>sh\t{<round_scalarcz_mask_op4>%2, %1, %0<mask_scalarcz_operand4>|%0<mask_scalarcz_operand4>, %1, %2<round_scalarcz_mask_op4>}"
   [(set_attr "type" "ssemuladd")
    (set_attr "mode" "V8HF")])
 
diff --git a/gcc/testsuite/gcc.target/i386/pr104977.c b/gcc/testsuite/gcc.target/i386/pr104977.c
new file mode 100644
index 00000000000..9faa4db3b0d
--- /dev/null
+++ b/gcc/testsuite/gcc.target/i386/pr104977.c
@@ -0,0 +1,13 @@
+/* PR target/104977 */
+/* { dg-do assemble } */
+/* { dg-options "-O2 -mavx512fp16 -masm=intel" } */
+/* { dg-require-effective-target avx512fp16 } */
+/* { dg-require-effective-target masm_intel } */
+
+#include<immintrin.h>
+
+__m128h
+foo (__m128h a, __m128h b, __m128h c, __mmask8 m)
+{
+  return _mm_fcmadd_round_sch (a, b, c, 8);
+}