From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 1005) id D33883858C2C; Thu, 24 Mar 2022 18:24:51 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org D33883858C2C Content-Type: text/plain; charset="us-ascii" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit From: Michael Meissner To: gcc-cvs@gcc.gnu.org Subject: [gcc(refs/users/meissner/heads/work082)] Update ChangeLog.meissner. X-Act-Checkin: gcc X-Git-Author: Michael Meissner X-Git-Refname: refs/users/meissner/heads/work082 X-Git-Oldrev: 0d069a082308af1a8c9531105eb177061d02346a X-Git-Newrev: cd5e86a0662bea0d9632c3bc9524a2e92bf0a232 Message-Id: <20220324182451.D33883858C2C@sourceware.org> Date: Thu, 24 Mar 2022 18:24:51 +0000 (GMT) X-BeenThere: gcc-cvs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-cvs mailing list List-Unsubscribe: , List-Archive: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 24 Mar 2022 18:24:51 -0000 https://gcc.gnu.org/g:cd5e86a0662bea0d9632c3bc9524a2e92bf0a232 commit cd5e86a0662bea0d9632c3bc9524a2e92bf0a232 Author: Michael Meissner Date: Thu Mar 24 14:24:36 2022 -0400 Update ChangeLog.meissner. 2022-03-24 Michael Meissner gcc/ * ChangeLog.meissner: Update. Diff: --- gcc/ChangeLog.meissner | 17 +++++++++++++++++ 1 file changed, 17 insertions(+) diff --git a/gcc/ChangeLog.meissner b/gcc/ChangeLog.meissner index bcf384fdf41..6b50a1daeb2 100644 --- a/gcc/ChangeLog.meissner +++ b/gcc/ChangeLog.meissner @@ -1,3 +1,20 @@ +==================== Work082, patch #11: +Allow vsx_extract_ to use Altivec registers + +In looking at PR target/99293, I noticed that the vsx_extract_ +pattern for V2DImode and V2DFmode only allowed traditional floating point +registers, and it did not allow Altivec registers. The original code was +written a few years ago when we used the old register allocator, and +support for scalar floating point in Altivec registers was just being +added to GCC. + +2022-03-24 Michael Meissner + +gcc/ + PR target/99392 + * config/rs6000/rs6000.md (vsx_extract_): Allow destination + to be an Altivec register. + ==================== Work082, patch #10: Improve vsx_extract_