From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 1005) id A9BA63858C50; Thu, 7 Apr 2022 20:19:26 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org A9BA63858C50 Content-Type: text/plain; charset="us-ascii" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit From: Michael Meissner To: gcc-cvs@gcc.gnu.org Subject: [gcc(refs/users/meissner/heads/work085)] Replace UNSPEC with RTL code for extendditi2. X-Act-Checkin: gcc X-Git-Author: Michael Meissner X-Git-Refname: refs/users/meissner/heads/work085 X-Git-Oldrev: 4cb3e13dc8b6652be251f10ffe636599cf502028 X-Git-Newrev: 2fe27fea89a31b19975fa299ff6cb7aa8adb4a79 Message-Id: <20220407201926.A9BA63858C50@sourceware.org> Date: Thu, 7 Apr 2022 20:19:26 +0000 (GMT) X-BeenThere: gcc-cvs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-cvs mailing list List-Unsubscribe: , List-Archive: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 07 Apr 2022 20:19:26 -0000 https://gcc.gnu.org/g:2fe27fea89a31b19975fa299ff6cb7aa8adb4a79 commit 2fe27fea89a31b19975fa299ff6cb7aa8adb4a79 Author: Michael Meissner Date: Thu Apr 7 16:19:11 2022 -0400 Replace UNSPEC with RTL code for extendditi2. When I submitted my patch on March 12th for extendditi2, Segher wished I had removed the use of the UNSPEC for the vextsd2q instruction. This patch rewrites extendditi2_vector to use VEC_SELECT rather than UNSPEC. 2022-04-07 Michael Meissner gcc/ * config/rs6000/vsx.md (UNSPEC_EXTENDDITI2): Delete. (extendditi2_vector): Rewrite to use VEC_SELECT as a define_expand. (extendditi2_vector2): New insn. Diff: --- gcc/config/rs6000/vsx.md | 22 ++++++++++++++++++---- 1 file changed, 18 insertions(+), 4 deletions(-) diff --git a/gcc/config/rs6000/vsx.md b/gcc/config/rs6000/vsx.md index a1a1ce95195..c091e5e2f47 100644 --- a/gcc/config/rs6000/vsx.md +++ b/gcc/config/rs6000/vsx.md @@ -358,7 +358,6 @@ UNSPEC_VSX_FIRST_MISMATCH_EOS_INDEX UNSPEC_XXGENPCV UNSPEC_MTVSBM - UNSPEC_EXTENDDITI2 UNSPEC_VCNTMB UNSPEC_VEXPAND UNSPEC_VEXTRACT @@ -5083,10 +5082,25 @@ (set_attr "type" "shift,load,vecmove,vecperm,load")]) ;; Sign extend 64-bit value in TI reg, word 1, to 128-bit value in TI reg -(define_insn "extendditi2_vector" +(define_expand "extendditi2_vector" + [(use (match_operand:TI 0 "gpc_reg_operand")) + (use (match_operand:TI 1 "gpc_reg_operand"))] + "TARGET_POWER10" +{ + rtx dest = operands[0]; + rtx src_v2di = gen_lowpart (V2DImode, operands[1]); + rtx element = GEN_INT (VECTOR_ELEMENT_SCALAR_64BIT); + + emit_insn (gen_extendditi2_vector2 (dest, src_v2di, element)); + DONE; +}) + +(define_insn "extendditi2_vector2" [(set (match_operand:TI 0 "gpc_reg_operand" "=v") - (unspec:TI [(match_operand:TI 1 "gpc_reg_operand" "v")] - UNSPEC_EXTENDDITI2))] + (sign_extend:TI + (vec_select:DI + (match_operand:V2DI 1 "gpc_reg_operand" "v") + (parallel [(match_operand 2 "vsx_scalar_64bit" "wD")]))))] "TARGET_POWER10" "vextsd2q %0,%1" [(set_attr "type" "vecexts")])