From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 2078) id DBF673857419; Mon, 9 May 2022 10:59:35 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org DBF673857419 MIME-Version: 1.0 Content-Transfer-Encoding: 7bit Content-Type: text/plain; charset="utf-8" From: hongtao Liu To: gcc-cvs@gcc.gnu.org Subject: [gcc r13-203] Optimize vec_setv8{hi,hf}_0 + pmovzxbq to pmovzxbq. X-Act-Checkin: gcc X-Git-Author: liuhongt X-Git-Refname: refs/heads/master X-Git-Oldrev: 655ca5aaa970bb5e6727a72be6c3ba9d9f9d5f09 X-Git-Newrev: 8b59556e1c72c7c3654a7d7c675832d9fd38b7a0 Message-Id: <20220509105935.DBF673857419@sourceware.org> Date: Mon, 9 May 2022 10:59:35 +0000 (GMT) X-BeenThere: gcc-cvs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-cvs mailing list List-Unsubscribe: , List-Archive: List-Help: List-Subscribe: , X-List-Received-Date: Mon, 09 May 2022 10:59:36 -0000 https://gcc.gnu.org/g:8b59556e1c72c7c3654a7d7c675832d9fd38b7a0 commit r13-203-g8b59556e1c72c7c3654a7d7c675832d9fd38b7a0 Author: liuhongt Date: Mon Mar 28 15:31:53 2022 +0800 Optimize vec_setv8{hi,hf}_0 + pmovzxbq to pmovzxbq. gcc/ChangeLog: PR target/105072 * config/i386/sse.md (*sse4_1_v2qiv2di2_1): New define_insn. (*sse4_1_zero_extendv2qiv2di2_2): New pre_reload define_insn_and_split. gcc/testsuite/ChangeLog: * gcc.target/i386/pr105072.c: New test. Diff: --- gcc/config/i386/sse.md | 45 +++++++++++++++++++++++++++++--- gcc/testsuite/gcc.target/i386/pr105072.c | 24 +++++++++++++++++ 2 files changed, 65 insertions(+), 4 deletions(-) diff --git a/gcc/config/i386/sse.md b/gcc/config/i386/sse.md index 7b791def542..47f8b18b82e 100644 --- a/gcc/config/i386/sse.md +++ b/gcc/config/i386/sse.md @@ -22297,15 +22297,52 @@ (set_attr "prefix" "orig,orig,maybe_evex") (set_attr "mode" "TI")]) +(define_insn "*sse4_1_v2qiv2di2_1" + [(set (match_operand:V2DI 0 "register_operand" "=v") + (any_extend:V2DI + (match_operand:V2QI 1 "memory_operand" "m")))] + "TARGET_SSE4_1 && " + "%vpmovbq\t{%1, %0|%0, %1}" + [(set_attr "type" "ssemov") + (set_attr "prefix_extra" "1") + (set_attr "prefix" "maybe_evex") + (set_attr "mode" "TI")]) + (define_expand "v2qiv2di2" [(set (match_operand:V2DI 0 "register_operand") (any_extend:V2DI - (match_operand:V2QI 1 "register_operand")))] + (match_operand:V2QI 1 "nonimmediate_operand")))] "TARGET_SSE4_1" { - rtx op1 = force_reg (V2QImode, operands[1]); - op1 = lowpart_subreg (V16QImode, op1, V2QImode); - emit_insn (gen_sse4_1_v2qiv2di2 (operands[0], op1)); + if (!MEM_P (operands[1])) + { + rtx op1 = force_reg (V2QImode, operands[1]); + op1 = lowpart_subreg (V16QImode, op1, V2QImode); + emit_insn (gen_sse4_1_v2qiv2di2 (operands[0], op1)); + DONE; + } +}) + +(define_insn_and_split "*sse4_1_zero_extendv2qiv2di2_2" + [(set (match_operand:V2DI 0 "register_operand") + (zero_extend:V2DI + (vec_select:V2QI + (subreg:V16QI + (vec_merge:V8_128 + (vec_duplicate:V8_128 + (match_operand: 1 "nonimmediate_operand")) + (match_operand:V8_128 2 "const0_operand") + (const_int 1)) 0) + (parallel [(const_int 0) (const_int 1)]))))] + "TARGET_SSE4_1 && ix86_pre_reload_split ()" + "#" + "&& 1" + [(const_int 0)] +{ + if (!MEM_P (operands[1])) + operands[1] = force_reg (mode, operands[1]); + operands[1] = lowpart_subreg (V2QImode, operands[1], mode); + emit_insn (gen_zero_extendv2qiv2di2 (operands[0], operands[1])); DONE; }) diff --git a/gcc/testsuite/gcc.target/i386/pr105072.c b/gcc/testsuite/gcc.target/i386/pr105072.c new file mode 100644 index 00000000000..54e229731b8 --- /dev/null +++ b/gcc/testsuite/gcc.target/i386/pr105072.c @@ -0,0 +1,24 @@ +/* { dg-do compile } */ +/* { dg-options "-msse4.1 -O2" } */ +/* { dg-final { scan-assembler-times {(?n)pmovzxbq[ \t]+} "4" } } */ +/* { dg-final { scan-assembler-not {(?n)pinsrw[ \t]+} } } */ + +#include + +__m128i foo (void *p){ + return _mm_cvtepu8_epi64(_mm_loadu_si16(p)); +} + +__m128i foo2 (short a){ + return _mm_cvtepu8_epi64(_mm_set_epi16(0, 0, 0, 0, 0, 0, 0, a)); +} + +__m128i +foo3 (void *p){ + return _mm_cvtepu8_epi64((__m128i)__extension__(__m128h) {*(_Float16 const*)p, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f}); +} + +__m128i +foo4 (_Float16 a){ + return _mm_cvtepu8_epi64((__m128i)__extension__(__m128h) {a, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f}); +}