From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 1005) id 8A6813858C2D; Thu, 12 May 2022 22:56:38 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 8A6813858C2D Content-Type: text/plain; charset="us-ascii" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit From: Michael Meissner To: gcc-cvs@gcc.gnu.org Subject: [gcc(refs/users/meissner/heads/work089)] Update ChangeLog.meissner. X-Act-Checkin: gcc X-Git-Author: Michael Meissner X-Git-Refname: refs/users/meissner/heads/work089 X-Git-Oldrev: 37924b0b93a99f443db8e5499447c9b865b5ae3b X-Git-Newrev: 5770edf7bada1142cbbdc90b4f4b44d0a263ea6d Message-Id: <20220512225638.8A6813858C2D@sourceware.org> Date: Thu, 12 May 2022 22:56:38 +0000 (GMT) X-BeenThere: gcc-cvs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-cvs mailing list List-Unsubscribe: , List-Archive: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 12 May 2022 22:56:38 -0000 https://gcc.gnu.org/g:5770edf7bada1142cbbdc90b4f4b44d0a263ea6d commit 5770edf7bada1142cbbdc90b4f4b44d0a263ea6d Author: Michael Meissner Date: Thu May 12 18:56:08 2022 -0400 Update ChangeLog.meissner. 2022-05-12 Michael Meissner gcc/ * ChangeLog.meissner: Update. Diff: --- gcc/ChangeLog.meissner | 21 +++++++++++++++++++++ 1 file changed, 21 insertions(+) diff --git a/gcc/ChangeLog.meissner b/gcc/ChangeLog.meissner index acc5d7be01c..6b65b1a3120 100644 --- a/gcc/ChangeLog.meissner +++ b/gcc/ChangeLog.meissner @@ -1,3 +1,24 @@ +==================== work089 patch #7 + +Generate vadduqm and vsubuqm for TImode add/subtract + +If the TImode variable is in an Altivec register instead of a GPR +register, then generate vadduqm and vsubuqm instead of having to move the +value to the GPR registers and doing the add and subtract with carry +instructions. To do this, we have to delay the splitting of the addition +and subtraction until after register allocation. + +2022-05-12 Michael Meissner + +gcc/ + * config/rs6000/rs6000.md (addti3): Generate vadduqm if we are + using the Altivec registers. + (subti3): Generate vsubuqm if we using the Altivec registers. + (negti3): New insn. + +gcc/testsuite/ + * gcc.target/powerpc/vadduqm-vsubuqm.c: New test. + ==================== work089 patch #6 Optimize multiply/add of DImode extended to TImode, PR target/103109.