From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 7888) id 4D4543856DE0; Mon, 4 Jul 2022 06:22:39 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 4D4543856DE0 MIME-Version: 1.0 Content-Transfer-Encoding: 7bit Content-Type: text/plain; charset="utf-8" From: Haochen Jiang To: gcc-cvs@gcc.gnu.org Subject: [gcc r13-1418] i386: Extend cvtps2pd to memory X-Act-Checkin: gcc X-Git-Author: Haochen Jiang X-Git-Refname: refs/heads/master X-Git-Oldrev: bbe836bc7c557b3f4119e03d24cb61f23906cba9 X-Git-Newrev: 73f942c08deef3cce312263b3347f7a44dd44150 Message-Id: <20220704062239.4D4543856DE0@sourceware.org> Date: Mon, 4 Jul 2022 06:22:39 +0000 (GMT) X-BeenThere: gcc-cvs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-cvs mailing list List-Unsubscribe: , List-Archive: List-Help: List-Subscribe: , X-List-Received-Date: Mon, 04 Jul 2022 06:22:39 -0000 https://gcc.gnu.org/g:73f942c08deef3cce312263b3347f7a44dd44150 commit r13-1418-g73f942c08deef3cce312263b3347f7a44dd44150 Author: Haochen Jiang Date: Mon May 30 17:12:31 2022 +0800 i386: Extend cvtps2pd to memory gcc/ChangeLog: PR target/43618 * config/i386/sse.md (extendv2sfv2df2): New define_expand. (sse2_cvtps2pd_): Change constraint of operands[1]. (*sse2_cvtps2pd__1): Rename from extendvsdfv2df2. gcc/testsuite/ChangeLog: PR target/43618 * gcc.target/i386/pr43618-1.c: New test. Diff: --- gcc/config/i386/sse.md | 26 +++++++++++++++++++++----- gcc/testsuite/gcc.target/i386/pr43618-1.c | 12 ++++++++++++ 2 files changed, 33 insertions(+), 5 deletions(-) diff --git a/gcc/config/i386/sse.md b/gcc/config/i386/sse.md index f2f72e8fb05..3396ff748da 100644 --- a/gcc/config/i386/sse.md +++ b/gcc/config/i386/sse.md @@ -9176,11 +9176,27 @@ (set_attr "prefix" "evex") (set_attr "mode" "")]) +(define_expand "extendv2sfv2df2" + [(set (match_operand:V2DF 0 "register_operand") + (float_extend:V2DF + (match_operand:V2SF 1 "nonimmediate_operand")))] + "TARGET_MMX_WITH_SSE" +{ + if (!MEM_P (operands[1])) + { + operands[1] = lowpart_subreg (V4SFmode, + force_reg (V2SFmode, operands[1]), + V2SFmode); + emit_insn (gen_sse2_cvtps2pd (operands[0], operands[1])); + DONE; + } +}) + (define_insn "sse2_cvtps2pd" [(set (match_operand:V2DF 0 "register_operand" "=v") (float_extend:V2DF (vec_select:V2SF - (match_operand:V4SF 1 "vector_operand" "vm") + (match_operand:V4SF 1 "register_operand" "v") (parallel [(const_int 0) (const_int 1)]))))] "TARGET_SSE2 && " "%vcvtps2pd\t{%1, %0|%0, %q1}" @@ -9192,12 +9208,12 @@ (set_attr "prefix" "maybe_vex") (set_attr "mode" "V2DF")]) -(define_insn "extendv2sfv2df2" +(define_insn "*sse2_cvtps2pd_1" [(set (match_operand:V2DF 0 "register_operand" "=v") (float_extend:V2DF - (match_operand:V2SF 1 "register_operand" "v")))] - "TARGET_MMX_WITH_SSE" - "%vcvtps2pd\t{%1, %0|%0, %1}" + (match_operand:V2SF 1 "memory_operand" "m")))] + "TARGET_SSE2 && " + "%vcvtps2pd\t{%1, %0|%0, %q1}" [(set_attr "type" "ssecvt") (set_attr "amdfam10_decode" "direct") (set_attr "athlon_decode" "double") diff --git a/gcc/testsuite/gcc.target/i386/pr43618-1.c b/gcc/testsuite/gcc.target/i386/pr43618-1.c new file mode 100644 index 00000000000..7d16f0e0cf9 --- /dev/null +++ b/gcc/testsuite/gcc.target/i386/pr43618-1.c @@ -0,0 +1,12 @@ +/* { dg-do compile { target { ! ia32 } } } */ +/* { dg-options "-O2" } */ +/* { dg-final { scan-assembler-not "movq" } } */ +/* { dg-final { scan-assembler "cvtps2pd" } } */ + +void +foo (float a[2], double b[2]) +{ + int i; + for (i = 0; i < 2; i++) + b[i] = a[i]; +}