From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 2093) id B6BE53836000; Thu, 1 Sep 2022 02:04:13 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org B6BE53836000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1661997853; bh=Upx2yfAx2nlcFqqlLCfC0awu09nosubDI4huBbYqRYA=; h=From:To:Subject:Date:From; b=FHdXMM/jHumy0+KSp7NiorJzPNgqLnQHVM/bftyt3xHfwXFsAQCDLa56w/TZJ8EA8 SAN0jhQnwkDh48JWiLXTLLIw2M47OD99mhhSHis0nP3qzWSONAoO0J9rNN/HovaYPO Vmb7Li+XBULeb4Vwefu/ByGyyByDSN1yaA9rEXuU= MIME-Version: 1.0 Content-Transfer-Encoding: 7bit Content-Type: text/plain; charset="utf-8" From: Kito Cheng To: gcc-cvs@gcc.gnu.org Subject: [gcc r13-2328] RISC-V: Add RVV constraints. X-Act-Checkin: gcc X-Git-Author: zhongjuzhe X-Git-Refname: refs/heads/master X-Git-Oldrev: 45f1287268200ffd551faca83d5e819b279ade9f X-Git-Newrev: e8089aff3602447cd66ea723802d43cec4e7ec02 Message-Id: <20220901020413.B6BE53836000@sourceware.org> Date: Thu, 1 Sep 2022 02:04:13 +0000 (GMT) List-Id: https://gcc.gnu.org/g:e8089aff3602447cd66ea723802d43cec4e7ec02 commit r13-2328-ge8089aff3602447cd66ea723802d43cec4e7ec02 Author: zhongjuzhe Date: Tue Aug 30 14:13:51 2022 +0800 RISC-V: Add RVV constraints. gcc/ChangeLog: * config/riscv/constraints.md (TARGET_VECTOR ? V_REGS : NO_REGS): Add "vr" constraint. (TARGET_VECTOR ? VD_REGS : NO_REGS): Add "vd" constraint. (TARGET_VECTOR ? VM_REGS : NO_REGS): Add "vm" constraint. (vp): Add poly constraint. Diff: --- gcc/config/riscv/constraints.md | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/gcc/config/riscv/constraints.md b/gcc/config/riscv/constraints.md index 2873d533cb5..8997284f32e 100644 --- a/gcc/config/riscv/constraints.md +++ b/gcc/config/riscv/constraints.md @@ -108,3 +108,23 @@ A constant @code{move_operand}." (and (match_operand 0 "move_operand") (match_test "CONSTANT_P (op)"))) + +;; Vector constraints. + +(define_register_constraint "vr" "TARGET_VECTOR ? V_REGS : NO_REGS" + "A vector register (if available).") + +(define_register_constraint "vd" "TARGET_VECTOR ? VD_REGS : NO_REGS" + "A vector register except mask register (if available).") + +(define_register_constraint "vm" "TARGET_VECTOR ? VM_REGS : NO_REGS" + "A vector mask register (if available).") + +;; This constraint is used to match instruction "csrr %0, vlenb" which is generated in "mov". +;; VLENB is a run-time constant which represent the vector register length in bytes. +;; BYTES_PER_RISCV_VECTOR represent runtime invariant of vector register length in bytes. +;; We should only allow the poly equal to BYTES_PER_RISCV_VECTOR. +(define_constraint "vp" + "POLY_INT" + (and (match_code "const_poly_int") + (match_test "known_eq (rtx_to_poly_int64 (op), BYTES_PER_RISCV_VECTOR)")))