public inbox for
help / color / mirror / Atom feed
* [gcc r10-10985] nvptx: Define (dummy) 'TARGET_PTX_6_0'
@ 2022-09-14 10:09 Thomas Schwinge
  0 siblings, 0 replies; only message in thread
From: Thomas Schwinge @ 2022-09-14 10:09 UTC (permalink / raw)
  To: gcc-cvs

commit r10-10985-gddeca5944408edfac28b3d90b02b2d0b4cfe73d1
Author: Thomas Schwinge <>
Date:   Tue Sep 13 17:26:33 2022 +0200

    nvptx: Define (dummy) 'TARGET_PTX_6_0'
    'TARGET_PTX_*' not applicable before GCC 12, but makes it easier to cherry-pick
            * config/nvptx/nvptx.h (TARGET_PTX_6_0): '#define' to 'false'.

 gcc/config/nvptx/nvptx.h | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/gcc/config/nvptx/nvptx.h b/gcc/config/nvptx/nvptx.h
index 6ebcc760771..ca1aa11d852 100644
--- a/gcc/config/nvptx/nvptx.h
+++ b/gcc/config/nvptx/nvptx.h
@@ -95,6 +95,9 @@
 #define TARGET_SM35 (ptx_isa_option >= PTX_ISA_SM35)
+/* 'TARGET_PTX_*' not applicable before GCC 12.  */
+#define TARGET_PTX_6_0 false
 /* Registers.  Since ptx is a virtual target, we just define a few
    hard registers for special purposes and leave pseudos unallocated.
    We have to have some available hard registers, to keep gcc setup

^ permalink raw reply	[flat|nested] only message in thread

only message in thread, other threads:[~2022-09-14 10:09 UTC | newest]

Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-09-14 10:09 [gcc r10-10985] nvptx: Define (dummy) 'TARGET_PTX_6_0' Thomas Schwinge

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).