public inbox for gcc-cvs@sourceware.org
help / color / mirror / Atom feed
* [gcc r13-2977] Daily bump.
@ 2022-09-30 0:18 GCC Administrator
0 siblings, 0 replies; only message in thread
From: GCC Administrator @ 2022-09-30 0:18 UTC (permalink / raw)
To: gcc-cvs, libstdc++-cvs
https://gcc.gnu.org/g:bbdcdf5cc73e1b3385d9a25bdab4df70c4bd8c2e
commit r13-2977-gbbdcdf5cc73e1b3385d9a25bdab4df70c4bd8c2e
Author: GCC Administrator <gccadmin@gcc.gnu.org>
Date: Fri Sep 30 00:17:47 2022 +0000
Daily bump.
Diff:
---
gcc/ChangeLog | 410 ++++++++++++++++++++++++++++++++++++++++++++++++
gcc/DATESTAMP | 2 +-
gcc/ada/ChangeLog | 21 +++
gcc/c-family/ChangeLog | 12 ++
gcc/c/ChangeLog | 5 +
gcc/cp/ChangeLog | 104 ++++++++++++
gcc/testsuite/ChangeLog | 119 ++++++++++++++
libgcc/ChangeLog | 6 +
libstdc++-v3/ChangeLog | 17 ++
9 files changed, 695 insertions(+), 1 deletion(-)
diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index 25721e8af62..501fde81c18 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,3 +1,413 @@
+2022-09-29 Andrew MacLeod <amacleod@redhat.com>
+
+ * range-op.cc (plus_minus_ranges): New.
+ (adjust_op1_for_overflow): New.
+ (operator_plus::op1_range): Use new adjustment.
+ (operator_plus::op2_range): Ditto.
+ (operator_minus::op1_range): Ditto.
+ * value-relation.h (relation_lt_le_gt_ge_p): New.
+
+2022-09-29 Andrew MacLeod <amacleod@redhat.com>
+
+ * gimple-range-gori.cc (gori_compute::refine_using_relation): New.
+ (gori_compute::compute_operand1_range): Invoke
+ refine_using_relation when applicable.
+ (gori_compute::compute_operand2_range): Ditto.
+ * gimple-range-gori.h (class gori_compute): Adjust prototypes.
+
+2022-09-29 Andrew MacLeod <amacleod@redhat.com>
+
+ * gimple-range-gori.cc (ori_compute::compute_operand_range):
+ Create a relation record and pass it along when possible.
+ (gori_compute::compute_operand1_range): Pass relation along.
+ (gori_compute::compute_operand2_range): Ditto.
+ (gori_compute::compute_operand1_and_operand2_range): Ditto.
+ * gimple-range-gori.h (class gori_compute): Adjust prototypes.
+ * gimple-range-op.cc (gimple_range_op_handler::calc_op1): Pass
+ relation to op1_range call.
+ (gimple_range_op_handler::calc_op2): Pass relation to op2_range call.
+ * gimple-range-op.h (class gimple_range_op_handler): Adjust
+ prototypes.
+
+2022-09-29 Andrew MacLeod <amacleod@redhat.com>
+
+ * value-relation.cc (class value_relation): Move to .h file.
+ (value_relation::set_relation): Ditto.
+ (value_relation::value_relation): ditto.
+ * value-relation.h (class value_relation): Move from .cc file.
+ (value_relation::set_relation): Ditto
+ (value_relation::value_relation): Ditto.
+
+2022-09-29 Andrew MacLeod <amacleod@redhat.com>
+
+ * range-op.cc (operator_minus::op2_range): Check for undefined.
+ (operator_mult::op1_range): Ditto.
+ (operator_exact_divide::op1_range): Ditto.
+ (operator_lshift::op1_range): Ditto.
+ (operator_rshift::op1_range): Ditto.
+ (operator_cast::op1_range): Ditto.
+ (operator_bitwise_and::op1_range): Ditto.
+ (operator_bitwise_or::op1_range): Ditto.
+ (operator_trunc_mod::op1_range): Ditto.
+ (operator_trunc_mod::op2_range): Ditto.
+ (operator_bitwise_not::op1_range): Ditto.
+ (pointer_or_operator::op1_range): Ditto.
+ (range_op_handler::op1_range): Ditto.
+ (range_op_handler::op2_range): Ditto.
+
+2022-09-29 Andrew Stubbs <ams@codesourcery.com>
+
+ * config/gcn/gcn.cc (gcn_simd_clone_compute_vecsize_and_simdlen):
+ Remove unused elt_bits variable.
+
+2022-09-29 Olivier Hainque <hainque@adacore.com>
+
+ * config/vxworks.h: Add comment on our use of
+ HAVE_INITFINI_ARRAY_SUPPORT.
+
+2022-09-29 Olivier Hainque <hainque@adacore.com>
+
+ * config/aarch64/t-aarch64-vxworks: Request multilib
+ variants for mcmodel=large.
+
+2022-09-29 Olivier Hainque <hainque@adacore.com>
+
+ * config/rs6000/vxworks.h (TARGET_FLOAT128_ENABLE_TYPE): Remove
+ resetting to 0.
+
+2022-09-29 Olivier Hainque <hainque@adacore.com>
+
+ * config/vx-common.h (DWARF2_UNWIND_INFO): #define to 0
+ when ARM_UNWIND_INFO is set.
+
+2022-09-29 Julian Brown <julian@codesourcery.com>
+
+ PR middle-end/107028
+ * gimplify.cc (omp_check_mapping_compatibility,
+ oacc_resolve_clause_dependencies): New functions.
+ (omp_accumulate_sibling_list): Remove redundant duplicate clause
+ detection for OpenACC.
+ (build_struct_sibling_lists): Skip deleted groups. Don't build sibling
+ list for struct variables that are fully mapped on the same directive
+ for OpenACC.
+ (gimplify_scan_omp_clauses): Call oacc_resolve_clause_dependencies.
+
+2022-09-29 Jose E. Marchesi <jose.marchesi@oracle.com>
+
+ PR middle-end/25521
+ * varasm.cc (categorize_decl_for_section): Place `const volatile'
+ objects in read-only sections.
+ (default_select_section): Likewise.
+
+2022-09-29 Richard Sandiford <richard.sandiford@arm.com>
+
+ * tree-data-ref.cc (dr_may_alias_p): Use to_poly_widest instead
+ of to_widest.
+
+2022-09-29 Richard Sandiford <richard.sandiford@arm.com>
+
+ * config/aarch64/aarch64.h (TARGET_CRYPTO, TARGET_SHA3, TARGET_SM4)
+ (TARGET_DOTPROD): Don't depend on TARGET_SIMD.
+ (TARGET_AES, TARGET_SHA2): Likewise. Remove TARGET_CRYPTO test.
+ (TARGET_FP_F16INST): Don't depend on TARGET_FLOAT.
+ (TARGET_SVE2, TARGET_SVE_F32MM, TARGET_SVE_F64MM): Don't depend
+ on TARGET_SVE.
+ (TARGET_SVE2_AES, TARGET_SVE2_BITPERM, TARGET_SVE2_SHA3)
+ (TARGET_SVE2_SM4): Don't depend on TARGET_SVE2.
+ (TARGET_F32MM, TARGET_F64MM): Delete.
+ * config/aarch64/aarch64-c.cc (aarch64_update_cpp_builtins): Guard
+ float macros with just TARGET_FLOAT rather than TARGET_FLOAT
+ || TARGET_SIMD.
+ * config/aarch64/aarch64-simd.md (copysign<mode>3): Depend
+ only on TARGET_SIMD, rather than TARGET_FLOAT && TARGET_SIMD.
+ (aarch64_crypto_aes<aes_op>v16qi): Depend only on TARGET_AES,
+ rather than TARGET_SIMD && TARGET_AES.
+ (aarch64_crypto_aes<aesmc_op>v16qi): Likewise.
+ (*aarch64_crypto_aese_fused): Likewise.
+ (*aarch64_crypto_aesd_fused): Likewise.
+ (aarch64_crypto_pmulldi): Likewise.
+ (aarch64_crypto_pmullv2di): Likewise.
+ (aarch64_crypto_sha1hsi): Likewise TARGET_SHA2.
+ (aarch64_crypto_sha1hv4si): Likewise.
+ (aarch64_be_crypto_sha1hv4si): Likewise.
+ (aarch64_crypto_sha1su1v4si): Likewise.
+ (aarch64_crypto_sha1<sha1_op>v4si): Likewise.
+ (aarch64_crypto_sha1su0v4si): Likewise.
+ (aarch64_crypto_sha256h<sha256_op>v4si): Likewise.
+ (aarch64_crypto_sha256su0v4si): Likewise.
+ (aarch64_crypto_sha256su1v4si): Likewise.
+ (aarch64_crypto_sha512h<sha512_op>qv2di): Likewise TARGET_SHA3.
+ (aarch64_crypto_sha512su0qv2di): Likewise.
+ (aarch64_crypto_sha512su1qv2di, eor3q<mode>4): Likewise.
+ (aarch64_rax1qv2di, aarch64_xarqv2di, bcaxq<mode>4): Likewise.
+ (aarch64_sm3ss1qv4si): Likewise TARGET_SM4.
+ (aarch64_sm3tt<sm3tt_op>qv4si): Likewise.
+ (aarch64_sm3partw<sm3part_op>qv4si): Likewise.
+ (aarch64_sm4eqv4si, aarch64_sm4ekeyqv4si): Likewise.
+ * config/aarch64/aarch64.md (<FLOATUORS:optab>dihf2)
+ (copysign<GPF:mode>3, copysign<GPF:mode>3_insn)
+ (xorsign<mode>3): Remove redundant TARGET_FLOAT condition.
+
+2022-09-29 Richard Sandiford <richard.sandiford@arm.com>
+
+ * config/aarch64/aarch64.opt (aarch64_asm_isa_flags): New variable.
+ * config/aarch64/aarch64.h (aarch64_asm_isa_flags)
+ (aarch64_isa_flags): Redefine as read-only macros.
+ (TARGET_SIMD, TARGET_FLOAT, TARGET_SVE): Don't depend on
+ !TARGET_GENERAL_REGS_ONLY.
+ * common/config/aarch64/aarch64-common.cc
+ (aarch64_set_asm_isa_flags): New function.
+ (aarch64_handle_option): Call it when updating -mgeneral-regs.
+ * config/aarch64/aarch64-protos.h (aarch64_simd_switcher): Replace
+ m_old_isa_flags with m_old_asm_isa_flags.
+ (aarch64_set_asm_isa_flags): Declare.
+ * config/aarch64/aarch64-builtins.cc
+ (aarch64_simd_switcher::aarch64_simd_switcher)
+ (aarch64_simd_switcher::~aarch64_simd_switcher): Save and restore
+ aarch64_asm_isa_flags instead of aarch64_isa_flags.
+ * config/aarch64/aarch64-sve-builtins.cc
+ (check_required_extensions): Use aarch64_asm_isa_flags instead
+ of aarch64_isa_flags.
+ * config/aarch64/aarch64.cc (aarch64_set_asm_isa_flags): New function.
+ (aarch64_override_options, aarch64_handle_attr_arch)
+ (aarch64_handle_attr_cpu, aarch64_handle_attr_isa_flags): Use
+ aarch64_set_asm_isa_flags to set the ISA flags.
+ (aarch64_option_print, aarch64_declare_function_name)
+ (aarch64_start_file): Use aarch64_asm_isa_flags instead
+ of aarch64_isa_flags.
+ (aarch64_can_inline_p): Check aarch64_asm_isa_flags as well as
+ aarch64_isa_flags.
+
+2022-09-29 Richard Sandiford <richard.sandiford@arm.com>
+
+ * common/config/aarch64/aarch64-common.cc (all_extensions):
+ Include the feature flag in flags_on and flags_off.
+ (aarch64_parse_extension): Update accordingly.
+ (aarch64_get_extension_string_for_isa_flags): Likewise.
+
+2022-09-29 Richard Sandiford <richard.sandiford@arm.com>
+
+ * common/config/aarch64/aarch64-common.cc: Use aarch64_feature_flags
+ for feature flags throughout.
+ * config/aarch64/aarch64-protos.h: Likewise.
+ * config/aarch64/aarch64-sve-builtins.h: Likewise.
+ * config/aarch64/aarch64-sve-builtins.cc: Likewise.
+ * config/aarch64/aarch64.cc: Likewise.
+ * config/aarch64/aarch64.opt: Likewise.
+ * config/aarch64/driver-aarch64.cc: Likewise.
+
+2022-09-29 Richard Sandiford <richard.sandiford@arm.com>
+
+ * common/config/aarch64/aarch64-common.cc (aarch64_option_extension)
+ (processor_name_to_arch, arch_to_arch_name): Remove const from
+ member variables.
+ (all_extensions, all_cores, all_architectures): Make a constexpr.
+ * config/aarch64/aarch64.cc (processor): Remove const from
+ member variables.
+ (all_architectures): Make a constexpr.
+ * config/aarch64/driver-aarch64.cc (aarch64_core_data)
+ (aarch64_arch_driver_info): Remove const from member variables.
+ (aarch64_cpu_data, aarch64_arches): Make a constexpr.
+ (get_arch_from_id): Return a pointer to const.
+ (host_detect_local_cpu): Update accordingly.
+
+2022-09-29 Richard Sandiford <richard.sandiford@arm.com>
+
+ * common/config/aarch64/aarch64-common.cc (processor_name_to_arch)
+ (arch_to_arch_name): Use const char * instead of std::string.
+
+2022-09-29 Richard Sandiford <richard.sandiford@arm.com>
+
+ * common/config/aarch64/aarch64-common.cc
+ (TARGET_OPTION_INIT_STRUCT): Delete.
+ (aarch64_option_extension): Remove is_synthetic_flag.
+ (all_extensions): Update accordingly.
+ (all_extensions_by_on, opt_ext, opt_ext_cmp): Delete.
+ (aarch64_option_init_struct, aarch64_contains_opt): Delete.
+ (aarch64_get_extension_string_for_isa_flags): Rewrite to use
+ all_extensions instead of all_extensions_on.
+
+2022-09-29 Richard Sandiford <richard.sandiford@arm.com>
+
+ * config/aarch64/aarch64-option-extensions.def: Switch to a new format.
+ * config/aarch64/aarch64-cores.def: Use the same format to specify
+ lists of features.
+ * config/aarch64/aarch64-arches.def: Likewise, moving that information
+ from aarch64.h.
+ * config/aarch64/aarch64-opts.h (aarch64_feature_flags): New typedef.
+ * config/aarch64/aarch64.h (aarch64_feature): New class enum.
+ Turn AARCH64_FL_* macros into constexprs, getting the definitions
+ from aarch64-option-extensions.def. Remove AARCH64_FL_FOR_* macros.
+ * common/config/aarch64/aarch64-common.cc: Include
+ aarch64-feature-deps.h.
+ (all_extensions): Update for new .def format.
+ (all_extensions_by_on, all_cores, all_architectures): Likewise.
+ * config/aarch64/driver-aarch64.cc: Include aarch64-feature-deps.h.
+ (aarch64_extensions): Update for new .def format.
+ (aarch64_cpu_data, aarch64_arches): Likewise.
+ * config/aarch64/aarch64.cc: Include aarch64-feature-deps.h.
+ (all_architectures, all_cores): Update for new .def format.
+ * config/aarch64/aarch64-sve-builtins.cc
+ (check_required_extensions): Likewise.
+ * config/aarch64/aarch64-feature-deps.h: New file.
+
+2022-09-29 Richard Sandiford <richard.sandiford@arm.com>
+
+ * config/aarch64/aarch64-option-extensions.def: Move crypto
+ after sha2.
+
+2022-09-29 Richard Sandiford <richard.sandiford@arm.com>
+
+ * config/aarch64/aarch64-option-extensions.def (dotprod): Depend
+ on fp as well as simd.
+ (sha3): Likewise.
+ (aes): Likewise. Make +noaes disable crypto.
+ (sha2): Likewise +nosha2. Also make +nosha2 disable sha3 and
+ sve2-sha3.
+ (sve2-sha3): Depend on sha2 as well as sha3.
+
+2022-09-29 Richard Sandiford <richard.sandiford@arm.com>
+
+ PR target/107025
+ * config/aarch64/aarch64.h (oAARCH64_FL_RCPC8_4): Delete.
+ (AARCH64_FL_FOR_V8_4A): Update accordingly.
+ (AARCH64_ISA_RCPC8_4): Use AARCH64_FL_V8_4A directly.
+ * config/aarch64/aarch64-cores.def (thunderx3t110): Remove
+ AARCH64_FL_RCPC8_4.
+
+2022-09-29 Richard Sandiford <richard.sandiford@arm.com>
+
+ * config/aarch64/aarch64-cores.def: Remove AARCH64_FL_FOR_<ARCH>
+ from the flags field.
+ * common/config/aarch64/aarch64-common.cc (all_cores): Add it
+ here instead.
+ * config/aarch64/aarch64.cc (all_cores): Likewise.
+ * config/aarch64/driver-aarch64.cc (all_cores): Likewise.
+
+2022-09-29 Richard Sandiford <richard.sandiford@arm.com>
+
+ * config.gcc: Remove dead aarch64-option-extensions.def code.
+ * config/aarch64/aarch64-arches.def: Update comment.
+
+2022-09-29 Richard Sandiford <richard.sandiford@arm.com>
+
+ * config/aarch64/aarch64-arches.def: Add a leading "V" to the
+ ARCH_IDENT fields.
+ * config/aarch64/aarch64-cores.def: Update accordingly.
+ * common/config/aarch64/aarch64-common.cc (all_cores): Likewise.
+ * config/aarch64/aarch64.cc (all_cores): Likewise.
+ * config/aarch64/driver-aarch64.cc (aarch64_arches): Skip the
+ leading "V".
+
+2022-09-29 Richard Sandiford <richard.sandiford@arm.com>
+
+ * config/aarch64/aarch64.h (AARCH64_FL_FOR_ARCH8): Rename to...
+ (AARCH64_FL_FOR_V8A): ...this.
+ (AARCH64_FL_FOR_ARCH8_1): Rename to...
+ (AARCH64_FL_FOR_V8_1A): ...this.
+ (AARCH64_FL_FOR_ARCH8_2): Rename to...
+ (AARCH64_FL_FOR_V8_2A): ...this.
+ (AARCH64_FL_FOR_ARCH8_3): Rename to...
+ (AARCH64_FL_FOR_V8_3A): ...this.
+ (AARCH64_FL_FOR_ARCH8_4): Rename to...
+ (AARCH64_FL_FOR_V8_4A): ...this.
+ (AARCH64_FL_FOR_ARCH8_5): Rename to...
+ (AARCH64_FL_FOR_V8_5A): ...this.
+ (AARCH64_FL_FOR_ARCH8_6): Rename to...
+ (AARCH64_FL_FOR_V8_6A): ...this.
+ (AARCH64_FL_FOR_ARCH8_7): Rename to...
+ (AARCH64_FL_FOR_V8_7A): ...this.
+ (AARCH64_FL_FOR_ARCH8_8): Rename to...
+ (AARCH64_FL_FOR_V8_8A): ...this.
+ (AARCH64_FL_FOR_ARCH8_R): Rename to...
+ (AARCH64_FL_FOR_V8R): ...this.
+ (AARCH64_FL_FOR_ARCH9): Rename to...
+ (AARCH64_FL_FOR_V9A): ...this.
+ (AARCH64_FL_FOR_ARCH9_1): Rename to...
+ (AARCH64_FL_FOR_V9_1A): ...this.
+ (AARCH64_FL_FOR_ARCH9_2): Rename to...
+ (AARCH64_FL_FOR_V9_2A): ...this.
+ (AARCH64_FL_FOR_ARCH9_3): Rename to...
+ (AARCH64_FL_FOR_V9_3A): ...this.
+ * common/config/aarch64/aarch64-common.cc (all_cores): Update
+ accordingly.
+ * config/aarch64/aarch64-arches.def: Likewise.
+ * config/aarch64/aarch64-cores.def: Likewise.
+ * config/aarch64/aarch64.cc (all_cores): Likewise.
+
+2022-09-29 Richard Sandiford <richard.sandiford@arm.com>
+
+ * config/aarch64/aarch64.h (AARCH64_FL_V8_1, AARCH64_FL_V8_2)
+ (AARCH64_FL_V8_3, AARCH64_FL_V8_4, AARCH64_FL_V8_5, AARCH64_FL_V8_6)
+ (AARCH64_FL_V9, AARCH64_FL_V8_7, AARCH64_FL_V8_8, AARCH64_FL_V9_1)
+ (AARCH64_FL_V9_2, AARCH64_FL_V9_3): Add "A" to the end of the name.
+ (AARCH64_FL_V8_R): Rename to AARCH64_FL_V8R.
+ (AARCH64_FL_FOR_ARCH8_1, AARCH64_FL_FOR_ARCH8_2): Update accordingly.
+ (AARCH64_FL_FOR_ARCH8_3, AARCH64_FL_FOR_ARCH8_4): Likewise.
+ (AARCH64_FL_FOR_ARCH8_5, AARCH64_FL_FOR_ARCH8_6): Likewise.
+ (AARCH64_FL_FOR_ARCH8_7, AARCH64_FL_FOR_ARCH8_8): Likewise.
+ (AARCH64_FL_FOR_ARCH8_R, AARCH64_FL_FOR_ARCH9): Likewise.
+ (AARCH64_FL_FOR_ARCH9_1, AARCH64_FL_FOR_ARCH9_2): Likewise.
+ (AARCH64_FL_FOR_ARCH9_3, AARCH64_ISA_V8_2A, AARCH64_ISA_V8_3A)
+ (AARCH64_ISA_V8_4A, AARCH64_ISA_V8_5A, AARCH64_ISA_V8_6A): Likewise.
+ (AARCH64_ISA_V8R, AARCH64_ISA_V9A, AARCH64_ISA_V9_1A): Likewise.
+ (AARCH64_ISA_V9_2A, AARCH64_ISA_V9_3A): Likewise.
+
+2022-09-29 Richard Sandiford <richard.sandiford@arm.com>
+
+ * config/aarch64/aarch64.h (AARCH64_ISA_V8_2, AARCH64_ISA_V8_3)
+ (AARCH64_ISA_V8_4, AARCH64_ISA_V8_5, AARCH64_ISA_V8_6)
+ (AARCH64_ISA_V9, AARCH64_ISA_V9_1, AARCH64_ISA_V9_2)
+ (AARCH64_ISA_V9_3): Add "A" to the end of the name.
+ (AARCH64_ISA_V8_R): Rename to AARCH64_ISA_V8R.
+ (TARGET_ARMV8_3, TARGET_JSCVT, TARGET_FRINT, TARGET_MEMTAG): Update
+ accordingly.
+ * common/config/aarch64/aarch64-common.cc
+ (aarch64_get_extension_string_for_isa_flags): Likewise.
+ * config/aarch64/aarch64-c.cc
+ (aarch64_define_unconditional_macros): Likewise.
+
+2022-09-29 Richard Sandiford <richard.sandiford@arm.com>
+
+ * Makefile.in (GTFILES): Add OPTIONS_H_EXTRA.
+
+2022-09-29 Jakub Jelinek <jakub@redhat.com>
+
+ PR bootstrap/107059
+ * cppdefault.cc (cpp_include_defaults): If SYSROOT_HEADERS_SUFFIX_SPEC
+ isn't defined, add FIXED_INCLUDE_DIR entry with multilib flag 2
+ before FIXED_INCLUDE_DIR entry with multilib flag 0.
+ * gcc.cc (do_spec_1): If multiarch_dir, add
+ include-fixed/multiarch_dir paths before include-fixed paths.
+
+2022-09-29 Martin Liska <mliska@suse.cz>
+
+ PR driver/106897
+ * common.opt: Add -gz=zstd value.
+ * configure.ac: Detect --compress-debug-sections=zstd
+ for both linker and assembler.
+ * configure: Regenerate.
+ * gcc.cc (LINK_COMPRESS_DEBUG_SPEC): Handle -gz=zstd.
+ (ASM_COMPRESS_DEBUG_SPEC): Likewise.
+
+2022-09-29 Richard Biener <rguenther@suse.de>
+
+ PR tree-optimization/105646
+ * tree-ssa-uninit.cc (warn_uninitialized_vars): Pre-compute
+ the set of fallthru reachable blocks from function entry
+ and use that to determine wlims.always_executed.
+
+2022-09-29 liuhongt <hongtao.liu@intel.com>
+
+ PR tree-optimization/107055
+ * tree-vect-loop-manip.cc (vect_can_advance_ivs_p): Check for
+ nonlinear induction variables.
+ * tree-vect-loop.cc (vect_can_peel_nonlinear_iv_p): New
+ functions.
+ (vectorizable_nonlinear_induction): Put part codes into
+ vect_can_peel_nonlinear_iv_p.
+ * tree-vectorizer.h (vect_can_peel_nonlinear_iv_p): Declare.
+
2022-09-28 Eugene Rozenfeld <erozen@microsoft.com>
* basic-block.h: Remove discriminator from basic blocks.
diff --git a/gcc/DATESTAMP b/gcc/DATESTAMP
index ea4b4d1bd3b..47b36b023d0 100644
--- a/gcc/DATESTAMP
+++ b/gcc/DATESTAMP
@@ -1 +1 @@
-20220929
+20220930
diff --git a/gcc/ada/ChangeLog b/gcc/ada/ChangeLog
index db4ac0d176b..be8371d3383 100644
--- a/gcc/ada/ChangeLog
+++ b/gcc/ada/ChangeLog
@@ -1,3 +1,24 @@
+2022-09-29 Ronan Desplanques <desplanques@adacore.com>
+
+ * einfo.ads: remove documentation duplicate
+
+2022-09-29 Eric Botcazou <ebotcazou@adacore.com>
+
+ * contracts.adb (Build_Subprogram_Contract_Wrapper): Put back the
+ extended return statement if the result type is built-in-place.
+ * sem_attr.adb (Analyze_Attribute_Old_Result): Also expect an
+ extended return statement.
+
+2022-09-29 Bob Duff <duff@adacore.com>
+
+ * exp_ch5.adb
+ (Expand_Assign_Array_Loop_Or_Bitfield): Make the checks for
+ volatile and independent objects more precise.
+
+2022-09-29 Piotr Trojanek <trojanek@adacore.com>
+
+ * sem_util.adb (Collect_Visible_States): Ignore package renamings.
+
2022-09-26 Ghjuvan Lacambre <lacambre@adacore.com>
* doc/gnat_rm/implementation_defined_attributes.rst: Rename Valid_Image.
diff --git a/gcc/c-family/ChangeLog b/gcc/c-family/ChangeLog
index a9ed2f0683a..037eef862ae 100644
--- a/gcc/c-family/ChangeLog
+++ b/gcc/c-family/ChangeLog
@@ -1,3 +1,15 @@
+2022-09-29 Joseph Myers <joseph@codesourcery.com>
+
+ * c-lex.cc (c_common_has_attribute): Handle noreturn attribute for
+ C.
+
+2022-09-29 Patrick Palka <ppalka@redhat.com>
+
+ * c-common.cc (c_common_reswords): Add __remove_cv,
+ __remove_reference and __remove_cvref.
+ * c-common.h (enum rid): Add RID_REMOVE_CV, RID_REMOVE_REFERENCE
+ and RID_REMOVE_CVREF.
+
2022-09-27 Marek Polacek <polacek@redhat.com>
PR c++/101165
diff --git a/gcc/c/ChangeLog b/gcc/c/ChangeLog
index 7b29d78485c..f5c9a592dfa 100644
--- a/gcc/c/ChangeLog
+++ b/gcc/c/ChangeLog
@@ -1,3 +1,8 @@
+2022-09-29 Joseph Myers <joseph@codesourcery.com>
+
+ * c-decl.cc (handle_std_noreturn_attribute): New function.
+ (std_attribute_table): Add _Noreturn and noreturn.
+
2022-09-27 Jakub Jelinek <jakub@redhat.com>
* c-lang.h (current_omp_begin_assumes): Declare.
diff --git a/gcc/cp/ChangeLog b/gcc/cp/ChangeLog
index 3f512c6ccde..b36fc614c3a 100644
--- a/gcc/cp/ChangeLog
+++ b/gcc/cp/ChangeLog
@@ -1,3 +1,107 @@
+2022-09-29 Patrick Palka <ppalka@redhat.com>
+
+ PR c++/102576
+ * pt.cc (listify): Use lookup_qualified_name instead of
+ get_namespace_binding.
+
+2022-09-29 Jason Merrill <jason@redhat.com>
+
+ * class.cc (check_methods): Call constraints_satisfied_p.
+
+2022-09-29 Jason Merrill <jason@redhat.com>
+
+ * constexpr.cc (potential_constant_expression_1): Look into
+ DECL_INITIAL. Use location wrappers.
+
+2022-09-29 Jason Merrill <jason@redhat.com>
+
+ PR c++/93046
+ * call.cc (build_conditional_expr): For a?:c extension, treat
+ a reused class prvalue as an xvalue.
+
+2022-09-29 Jason Merrill <jason@redhat.com>
+
+ * call.cc (build_conditional_expr): Set TARGET_EXPR_NO_ELIDE on the
+ outer TARGET_EXPR.
+
+2022-09-29 Patrick Palka <ppalka@redhat.com>
+
+ * constraint.cc (diagnose_trait_expr): Handle CPTK_REMOVE_CV,
+ CPTK_REMOVE_REFERENCE and CPTK_REMOVE_CVREF.
+ * cp-objcp-common.cc (names_builtin_p): Likewise.
+ * cp-tree.h (enum cp_trait_kind): Add CPTK_REMOVE_CV,
+ CPTK_REMOVE_REFERENCE and CPTK_REMOVE_CVREF.
+ * cxx-pretty-print.cc (pp_cxx_trait): Handle CPTK_REMOVE_CV,
+ CPTK_REMOVE_REFERENCE and CPTK_REMOVE_CVREF.
+ * parser.cc (cp_keyword_starts_decl_specifier_p): Return true
+ for RID_REMOVE_CV, RID_REMOVE_REFERENCE and RID_REMOVE_CVREF.
+ (cp_parser_trait): Handle RID_REMOVE_CV, RID_REMOVE_REFERENCE
+ and RID_REMOVE_CVREF.
+ (cp_parser_simple_type_specifier): Likewise.
+ * semantics.cc (finish_trait_type): Likewise.
+
+2022-09-29 Patrick Palka <ppalka@redhat.com>
+
+ * cp-objcp-common.cc (cp_common_init_ts): Replace
+ UNDERLYING_TYPE with TRAIT_TYPE.
+ * cp-tree.def (TRAIT_TYPE): Define.
+ (UNDERLYING_TYPE): Remove.
+ * cp-tree.h (TRAIT_TYPE_KIND_RAW): Define.
+ (TRAIT_TYPE_KIND): Define.
+ (TRAIT_TYPE_TYPE1): Define.
+ (TRAIT_TYPE_TYPE2): Define.
+ (WILDCARD_TYPE_P): Return true for TRAIT_TYPE.
+ (finish_trait_type): Declare.
+ * cxx-pretty-print.cc (cxx_pretty_printer::primary_expression):
+ Adjust after renaming pp_cxx_trait_expression.
+ (cxx_pretty_printer::simple_type_specifier) <case TRAIT_TYPE>:
+ New.
+ (cxx_pretty_printer::type_id): Replace UNDERLYING_TYPE with
+ TRAIT_TYPE.
+ (pp_cxx_trait_expression): Rename to ...
+ (pp_cxx_trait): ... this. Handle TRAIT_TYPE as well. Correct
+ pretty printing of the trailing arguments.
+ * cxx-pretty-print.h (pp_cxx_trait_expression): Rename to ...
+ (pp_cxx_trait_type): ... this.
+ * error.cc (dump_type) <case UNDERLYING_TYPE>: Remove.
+ <case TRAIT_TYPE>: New.
+ (dump_type_prefix): Replace UNDERLYING_WITH with TRAIT_TYPE.
+ (dump_type_suffix): Likewise.
+ * mangle.cc (write_type) <case UNDERLYING_TYPE>: Remove.
+ <case TRAIT_TYPE>: New.
+ * module.cc (trees_out::type_node) <case UNDERLYING_TYPE>:
+ Remove.
+ <case TRAIT_TYPE>: New.
+ (trees_in::tree_node): Likewise.
+ * parser.cc (cp_parser_primary_expression): Adjust after
+ renaming cp_parser_trait_expr.
+ (cp_parser_trait_expr): Rename to ...
+ (cp_parser_trait): ... this. Call finish_trait_type for traits
+ that yield a type.
+ (cp_parser_simple_type_specifier): Adjust after renaming
+ cp_parser_trait_expr.
+ * pt.cc (for_each_template_parm_r) <case UNDERLYING_TYPE>:
+ Remove.
+ <case TRAIT_TYPE>: New.
+ (tsubst): Likewise.
+ (unify): Replace UNDERLYING_TYPE with TRAIT_TYPE.
+ (dependent_type_p_r): Likewise.
+ * semantics.cc (finish_underlying_type): Don't return
+ UNDERLYING_TYPE anymore when processing_template_decl.
+ (finish_trait_type): Define.
+ * tree.cc (strip_typedefs) <case UNDERLYING_TYPE>: Remove.
+ <case TRAIT_TYPE>: New.
+ (cp_walk_subtrees): Likewise.
+ * typeck.cc (structural_comptypes): Likewise.
+
+2022-09-29 Nathan Sidwell <nathan@acm.org>
+
+ PR c++/100616
+ * module.cc (enum tree_tag): Add tt_nttp_var.
+ (trees_out::decl_node): Handle NTTP objects.
+ (trees_in::tree_node): Handle tt_nttp_var.
+ (depset::hash::add_binding_entry): Skip NTTP objects.
+
2022-09-28 Eugene Rozenfeld <erozen@microsoft.com>
* module.cc (write_location): Write discriminator.
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog
index 9007c43f438..44346d3d36e 100644
--- a/gcc/testsuite/ChangeLog
+++ b/gcc/testsuite/ChangeLog
@@ -1,3 +1,122 @@
+2022-09-29 Joseph Myers <joseph@codesourcery.com>
+
+ * gcc.dg/c2x-attr-noreturn-1.c, gcc.dg/c2x-attr-noreturn-2.c,
+ gcc.dg/c2x-attr-noreturn-3.c: New tests.
+ * gcc.dg/c2x-has-c-attribute-2.c: Also test __has_c_attribute for
+ noreturn attribute.
+
+2022-09-29 Andrew MacLeod <amacleod@redhat.com>
+
+ * gcc.dg/tree-ssa/pr79095.c: Test evrp pass rather than vrp1.
+
+2022-09-29 Andrew MacLeod <amacleod@redhat.com>
+
+ PR tree-optimization/102892
+ * gcc.dg/pr102892-1.c: Remove undefined behaviour.
+
+2022-09-29 Patrick Palka <ppalka@redhat.com>
+
+ PR c++/102576
+ * g++.dg/modules/pr102576_a.H: New test.
+ * g++.dg/modules/pr102576_b.C: New test.
+
+2022-09-29 Jason Merrill <jason@redhat.com>
+
+ * g++.dg/cpp2a/cond-triv3.C: New test.
+
+2022-09-29 Jason Merrill <jason@redhat.com>
+
+ * g++.dg/cpp1y/constexpr-local4.C: Expect error sooner.
+ * g++.dg/cpp2a/consteval24.C: Likewise.
+ * g++.dg/cpp2a/consteval7.C: Likewise.
+ * g++.dg/cpp2a/inline-asm3.C: Likewise.
+
+2022-09-29 Jason Merrill <jason@redhat.com>
+
+ PR c++/93046
+ * g++.dg/ext/cond4.C: Add runtime test.
+
+2022-09-29 Jason Merrill <jason@redhat.com>
+
+ * g++.dg/tree-ssa/cond-temp1.C: New test.
+
+2022-09-29 Julian Brown <julian@codesourcery.com>
+
+ PR middle-end/107028
+ * c-c++-common/goacc/struct-component-kind-1.c: New test.
+ * g++.dg/goacc/pr107028-1.C: New test.
+ * g++.dg/goacc/pr107028-2.C: New test.
+ * gfortran.dg/goacc/mapping-tests-5.f90: New test.
+
+2022-09-29 Patrick Palka <ppalka@redhat.com>
+
+ * g++.dg/ext/has-builtin-1.C: Test existence of __remove_cv,
+ __remove_reference and __remove_cvref.
+ * g++.dg/ext/remove_cv.C: New test.
+ * g++.dg/ext/remove_reference.C: New test.
+ * g++.dg/ext/remove_cvref.C: New test.
+
+2022-09-29 Patrick Palka <ppalka@redhat.com>
+
+ * g++.dg/cpp0x/alias-decl-59.C: Adjust expected error message.
+ * g++.dg/ext/underlying_type7.C: Likewise.
+ * g++.dg/ext/underlying_type13.C: New test.
+ * g++.dg/ext/underlying_type14.C: New test.
+
+2022-09-29 Nathan Sidwell <nathan@acm.org>
+
+ PR c++/100616
+ * g++.dg/modules/100616_a.H: New.
+ * g++.dg/modules/100616_b.C: New.
+ * g++.dg/modules/100616_c.C: New.
+ * g++.dg/modules/100616_d.C: New.
+
+2022-09-29 Jose E. Marchesi <jose.marchesi@oracle.com>
+
+ PR middle-end/25521
+ * lib/target-supports.exp (check_effective_target_elf): Define.
+ * gcc.dg/pr25521.c: New test.
+
+2022-09-29 Richard Sandiford <richard.sandiford@arm.com>
+
+ * gcc.target/aarch64/cpunative/info_8: Add all dependencies of sve.
+ * gcc.target/aarch64/cpunative/info_9: Likewise svesm4.
+ * gcc.target/aarch64/cpunative/info_15: Likewise.
+ * gcc.target/aarch64/cpunative/info_16: Likewise sve2.
+ * gcc.target/aarch64/cpunative/info_17: Likewise.
+ * gcc.target/aarch64/cpunative/native_cpu_2.c: Expect just +nofp
+ rather than +nofp+nosimd.
+ * gcc.target/aarch64/cpunative/native_cpu_10.c: Likewise.
+ * gcc.target/aarch64/target_attr_15.c: Likewise.
+
+2022-09-29 Richard Sandiford <richard.sandiford@arm.com>
+
+ * gcc.target/aarch64/cpunative/native_cpu_0.c: Expect +crypto
+ to come after +crc.
+ * gcc.target/aarch64/cpunative/native_cpu_13.c: Likewise.
+ * gcc.target/aarch64/cpunative/native_cpu_16.c: Likewise.
+ * gcc.target/aarch64/cpunative/native_cpu_17.c: Likewise.
+ * gcc.target/aarch64/cpunative/native_cpu_6.c: Likewise.
+ * gcc.target/aarch64/cpunative/native_cpu_7.c: Likewise.
+ * gcc.target/aarch64/options_set_2.c: Likewise.
+ * gcc.target/aarch64/options_set_3.c: Likewise.
+ * gcc.target/aarch64/options_set_4.c: Likewise.
+
+2022-09-29 Richard Sandiford <richard.sandiford@arm.com>
+
+ * gcc.target/aarch64/options_set_6.c: Expect +crypto+nosha2 to
+ disable crypto but keep aes.
+ * gcc.target/aarch64/pragma_cpp_predefs_4.c: New test.
+
+2022-09-29 Richard Biener <rguenther@suse.de>
+
+ PR tree-optimization/105646
+ * g++.dg/uninit-pr105646.C: New testcase.
+
+2022-09-29 liuhongt <hongtao.liu@intel.com>
+
+ * gcc.target/i386/pr107055.c: New test.
+
2022-09-28 Eugene Rozenfeld <erozen@microsoft.com>
* c-c++-common/ubsan/pr85213.c: Pass -gno-statement-frontiers.
diff --git a/libgcc/ChangeLog b/libgcc/ChangeLog
index 2429618514f..c626df2821e 100644
--- a/libgcc/ChangeLog
+++ b/libgcc/ChangeLog
@@ -1,3 +1,9 @@
+2022-09-29 Olivier Hainque <hainque@adacore.com>
+
+ * config/vxcrtstuff.c: Improve the comment attached to the use
+ of auto-host.h and of __dso_handle. Remove redundant guard on
+ HAVE_INITFINI_ARRAY_SUPPORT within a USE_INITFINI_ARRAY section.
+
2022-09-26 Thomas Neumann <tneumann@users.sourceforge.net>
* unwind-dw2-fde.c: Introduce a constant for in_shutdown
diff --git a/libstdc++-v3/ChangeLog b/libstdc++-v3/ChangeLog
index a1585d80dfa..1fe18dcd9c5 100644
--- a/libstdc++-v3/ChangeLog
+++ b/libstdc++-v3/ChangeLog
@@ -1,3 +1,20 @@
+2022-09-29 François Dumont <fdumont@gcc.gnu.org>
+
+ * python/libstdcxx/v6/printers.py (add_one_template_type_printer): Register
+ printer for types in std::__debug namespace with template parameters in std::__8
+ namespace.
+
+2022-09-29 Patrick Palka <ppalka@redhat.com>
+
+ * include/bits/unique_ptr.h (unique_ptr<_Tp[], _Dp>): Remove
+ __remove_cv and use __remove_cv_t instead.
+
+2022-09-29 Jonathan Wakely <jwakely@redhat.com>
+
+ * include/std/type_traits (__is_invocable_impl): Check
+ __has_builtin(__reference_converts_from_temporary) before using
+ built-in.
+
2022-09-28 Jonathan Wakely <jwakely@redhat.com>
* doc/xml/manual/evolution.xml: Document std::bind API
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2022-09-30 0:18 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-09-30 0:18 [gcc r13-2977] Daily bump GCC Administrator
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).