From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <ptomsich@sourceware.org>
Received: by sourceware.org (Postfix, from userid 1923)
	id 2A6973853D59; Fri, 18 Nov 2022 20:22:07 +0000 (GMT)
DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 2A6973853D59
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org;
	s=default; t=1668802927;
	bh=/wR4xl9/9RUdMGRiK54Cn1Exohn1Cnmc5x4t2H9vJN8=;
	h=From:To:Subject:Date:From;
	b=FPrUv7szayQ5P0fH4sP11ady0uSWp+gzbLe3oCSYPTz8J4pT9mo2X6elMG61FcYZz
	 5ASHZhxd23xzfFvFziB9FaA3V99xXzUOeUoUHohlB4a6uSOKrwOnaUQolpJiG2+MEH
	 ssw4XW6BjfuLorTkcrEaeg0DWrgEQ5+LA9xW9CkQ=
Content-Type: text/plain; charset="us-ascii"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
From: Philipp Tomsich <ptomsich@gcc.gnu.org>
To: gcc-cvs@gcc.gnu.org
Subject: [gcc(refs/vendors/vrull/heads/for-upstream)] RISC-V:
 branch-(not)equals-zero compares against $zero
X-Act-Checkin: gcc
X-Git-Author: Philipp Tomsich <philipp.tomsich@vrull.eu>
X-Git-Refname: refs/vendors/vrull/heads/for-upstream
X-Git-Oldrev: 60d2bcc55bcc0991c0e58e97edf4a69e847e82c6
X-Git-Newrev: 800ff3743bc2d47f30331dc802da5ae8e70db8ca
Message-Id: <20221118202207.2A6973853D59@sourceware.org>
Date: Fri, 18 Nov 2022 20:22:07 +0000 (GMT)
List-Id: <gcc-cvs.sourceware.org>

https://gcc.gnu.org/g:800ff3743bc2d47f30331dc802da5ae8e70db8ca

commit 800ff3743bc2d47f30331dc802da5ae8e70db8ca
Author: Philipp Tomsich <philipp.tomsich@vrull.eu>
Date:   Sun Aug 30 21:02:36 2020 +0200

    RISC-V: branch-(not)equals-zero compares against $zero
    
    If we are testing a register or a paradoxical subreg (i.e. anything that is not
    a partial subreg) for equality/non-equality with zero, we can generate a branch
    that compares against $zero.  This will work for QI, HI, SI and DImode, so we
    enable this for ANYI.
    
    2020-08-30  gcc/ChangeLog:
    
            * config/riscv/riscv.md (*branch<mode>_equals_zero): Added pattern.
    
    Series-to: gcc-patches@gcc.gnu.org
    Series-cc: Palmer Dabbelt <palmer@rivosinc.com>
    Series-cc: Vineet Gupta <vineetg@rivosinc.com>
    Series-cc: Christoph Muellner <christoph.muellner@vrull.eu>
    Series-cc: Kito Cheng <kito.cheng@gmail.com>
    Series-cc: Jeff Law <jlaw@ventanamicro.com>

Diff:
---
 gcc/config/riscv/riscv.md | 13 +++++++++++++
 1 file changed, 13 insertions(+)

diff --git a/gcc/config/riscv/riscv.md b/gcc/config/riscv/riscv.md
index b7bb338ac04..b616c1915df 100644
--- a/gcc/config/riscv/riscv.md
+++ b/gcc/config/riscv/riscv.md
@@ -2267,6 +2267,19 @@
 	operands[7] = GEN_INT (leading + trailing);
 })
 
+(define_insn "*branch<mode>_equals_zero"
+  [(set (pc)
+	(if_then_else
+	 (match_operator 1 "equality_operator"
+			 [(match_operand:ANYI 2 "register_operand" "r")
+			  (const_int 0)])
+	 (label_ref (match_operand 0 "" ""))
+	 (pc)))]
+  "!partial_subreg_p (operands[2])"
+  "b%C1\t%2,zero,%0"
+  [(set_attr "type" "branch")
+   (set_attr "mode" "none")])
+
 (define_insn "*branch<mode>"
   [(set (pc)
 	(if_then_else