From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 1880) id 4EFA93858D33; Sun, 8 Jan 2023 22:15:39 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 4EFA93858D33 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1673216139; bh=SAfV8Js5Qckk6Irmc6FiXnEaDJ40Vxtn1ICxPClVTsQ=; h=From:To:Subject:Date:From; b=SIiBgJmhYQgvZHJ95cUE0/ir9njxBIahCgu5zFhQfgnplhZnPQ5BV8bUDeJzzyP3v 8zeXxxYezf0o7dOVGZBeb8T7s9I7pDMn7AQoFLvJ534uqNrWvyVi5dwB/vR/5TEjJg s/BS7CCKIcvtster/h1EOAMOWsTV+Tp8WRuWvmRg= MIME-Version: 1.0 Content-Transfer-Encoding: 7bit Content-Type: text/plain; charset="utf-8" From: Max Filippov To: gcc-cvs@gcc.gnu.org Subject: [gcc r13-5060] xtensa: Optimize bitwise splicing operation X-Act-Checkin: gcc X-Git-Author: Takayuki 'January June' Suwa X-Git-Refname: refs/heads/master X-Git-Oldrev: d901bf8a44a85e1285b7f678056aa2eed0118f56 X-Git-Newrev: e3a4bd0bbdccdde0cff85f93064b01a44fb10d2a Message-Id: <20230108221539.4EFA93858D33@sourceware.org> Date: Sun, 8 Jan 2023 22:15:39 +0000 (GMT) List-Id: https://gcc.gnu.org/g:e3a4bd0bbdccdde0cff85f93064b01a44fb10d2a commit r13-5060-ge3a4bd0bbdccdde0cff85f93064b01a44fb10d2a Author: Takayuki 'January June' Suwa Date: Sun Jan 8 14:03:49 2023 +0900 xtensa: Optimize bitwise splicing operation This patch optimizes the operation of cutting and splicing two register values at a specified bit position, in other words, combining (bitwise ORing) bits 0 through (C-1) of the register with bits C through 31 of the other, where C is the specified immediate integer 17 through 31. This typically applies to signed copy of floating point number and __builtin_return_address() if the windowed register ABI, and saves one instruction compared to four shifts and a bitwise OR by the default RTL combination pass. gcc/ChangeLog: * config/xtensa/xtensa.md (*splice_bits): New insn_and_split pattern. Diff: --- gcc/config/xtensa/xtensa.md | 47 +++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 47 insertions(+) diff --git a/gcc/config/xtensa/xtensa.md b/gcc/config/xtensa/xtensa.md index 0a26d3dccf4..db1d68ee658 100644 --- a/gcc/config/xtensa/xtensa.md +++ b/gcc/config/xtensa/xtensa.md @@ -746,6 +746,53 @@ (set_attr "mode" "SI") (set_attr "length" "3")]) +(define_insn_and_split "*splice_bits" + [(set (match_operand:SI 0 "register_operand" "=a") + (ior:SI (and:SI (match_operand:SI 1 "register_operand" "r") + (match_operand:SI 3 "const_int_operand" "i")) + (and:SI (match_operand:SI 2 "register_operand" "r") + (match_operand:SI 4 "const_int_operand" "i"))))] + + "!optimize_debug && optimize + && INTVAL (operands[3]) + INTVAL (operands[4]) == -1 + && (exact_log2 (INTVAL (operands[3]) + 1) > 16 + || exact_log2 (INTVAL (operands[4]) + 1) > 16)" + "#" + "&& can_create_pseudo_p ()" + [(set (match_dup 5) + (ashift:SI (match_dup 1) + (match_dup 4))) + (set (match_dup 6) + (lshiftrt:SI (match_dup 2) + (match_dup 3))) + (set (match_dup 0) + (ior:SI (lshiftrt:SI (match_dup 5) + (match_dup 4)) + (ashift:SI (match_dup 6) + (match_dup 3))))] +{ + int shift; + if (INTVAL (operands[3]) < 0) + { + rtx x; + x = operands[1], operands[1] = operands[2], operands[2] = x; + x = operands[3], operands[3] = operands[4], operands[4] = x; + } + shift = floor_log2 (INTVAL (operands[3]) + 1); + operands[3] = GEN_INT (shift); + operands[4] = GEN_INT (32 - shift); + operands[5] = gen_reg_rtx (SImode); + operands[6] = gen_reg_rtx (SImode); +} + [(set_attr "type" "arith") + (set_attr "mode" "SI") + (set (attr "length") + (if_then_else (match_test "TARGET_DENSITY + && (INTVAL (operands[3]) == 0x7FFFFFFF + || INTVAL (operands[4]) == 0x7FFFFFFF)") + (const_int 11) + (const_int 12)))]) + ;; Zero-extend instructions.