From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 1922) id 5693B3858D32; Sat, 14 Jan 2023 17:55:29 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 5693B3858D32 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1673718929; bh=lElk4D179rdYHcgyvquLcAauDuWg5snBL+yLXtEFVjA=; h=From:To:Subject:Date:From; b=hUEAixJ+K7QW+0xGXbkBizdBP1FkIqO6AaJrL3X6xL+f87j6kdWAvoxkxriBT2zrR 3Pk0XRCG1QeEIoAowkPFTBdfw1RYyd73eu7nT73rIKGajkZw5sblzMoeLcnsiaoxjH iJxzUT8CHUIvq5cBD7EPALHKe9X5vomb/c3y0xD4= MIME-Version: 1.0 Content-Transfer-Encoding: 7bit Content-Type: text/plain; charset="utf-8" From: Prathamesh Kulkarni To: gcc-cvs@gcc.gnu.org Subject: [gcc r13-5166] [aarch64] Fold ldr+dup to ld1rq for little endian targets. X-Act-Checkin: gcc X-Git-Author: Prathamesh Kulkarni X-Git-Refname: refs/heads/master X-Git-Oldrev: 9afc914809ca90d03a9a8f53c439ebf4c62cf544 X-Git-Newrev: a3b99b84609af310c72b4d6221621f5b63a3c169 Message-Id: <20230114175529.5693B3858D32@sourceware.org> Date: Sat, 14 Jan 2023 17:55:29 +0000 (GMT) List-Id: https://gcc.gnu.org/g:a3b99b84609af310c72b4d6221621f5b63a3c169 commit r13-5166-ga3b99b84609af310c72b4d6221621f5b63a3c169 Author: Prathamesh Kulkarni Date: Sat Jan 14 23:21:55 2023 +0530 [aarch64] Fold ldr+dup to ld1rq for little endian targets. gcc/ChangeLog: * config/aarch64/aarch64-sve.md (aarch64_vec_duplicate_vq_le): Change to define_insn_and_split to fold ldr+dup to ld1rq. * config/aarch64/predicates.md (aarch64_sve_dup_ld1rq_operand): New. gcc/testsuite/ChangeLog: * gcc.target/aarch64/sve/acle/general/pr96463-2.c: Adjust. Diff: --- gcc/config/aarch64/aarch64-sve.md | 30 ++++++++++++++++++---- gcc/config/aarch64/predicates.md | 4 +++ .../aarch64/sve/acle/general/pr96463-2.c | 3 ++- 3 files changed, 31 insertions(+), 6 deletions(-) diff --git a/gcc/config/aarch64/aarch64-sve.md b/gcc/config/aarch64/aarch64-sve.md index b8cc47ef5fc..4548375b8d6 100644 --- a/gcc/config/aarch64/aarch64-sve.md +++ b/gcc/config/aarch64/aarch64-sve.md @@ -2533,14 +2533,34 @@ ) ;; Duplicate an Advanced SIMD vector to fill an SVE vector (LE version). -(define_insn "@aarch64_vec_duplicate_vq_le" - [(set (match_operand:SVE_FULL 0 "register_operand" "=w") + +(define_insn_and_split "@aarch64_vec_duplicate_vq_le" + [(set (match_operand:SVE_FULL 0 "register_operand" "=w, w") (vec_duplicate:SVE_FULL - (match_operand: 1 "register_operand" "w")))] + (match_operand: 1 "aarch64_sve_dup_ld1rq_operand" "w, UtQ"))) + (clobber (match_scratch:VNx16BI 2 "=X, Upl"))] "TARGET_SVE && !BYTES_BIG_ENDIAN" { - operands[1] = gen_rtx_REG (mode, REGNO (operands[1])); - return "dup\t%0.q, %1.q[0]"; + switch (which_alternative) + { + case 0: + operands[1] = gen_rtx_REG (mode, REGNO (operands[1])); + return "dup\t%0.q, %1.q[0]"; + case 1: + return "#"; + default: + gcc_unreachable (); + } + } + "&& MEM_P (operands[1])" + [(const_int 0)] + { + if (GET_CODE (operands[2]) == SCRATCH) + operands[2] = gen_reg_rtx (VNx16BImode); + emit_move_insn (operands[2], CONSTM1_RTX (VNx16BImode)); + rtx gp = gen_lowpart (mode, operands[2]); + emit_insn (gen_aarch64_sve_ld1rq (operands[0], operands[1], gp)); + DONE; } ) diff --git a/gcc/config/aarch64/predicates.md b/gcc/config/aarch64/predicates.md index ff7f73d3f30..6062f37025e 100644 --- a/gcc/config/aarch64/predicates.md +++ b/gcc/config/aarch64/predicates.md @@ -676,6 +676,10 @@ (ior (match_operand 0 "register_operand") (match_operand 0 "aarch64_sve_ld1r_operand"))) +(define_predicate "aarch64_sve_dup_ld1rq_operand" + (ior (match_operand 0 "register_operand") + (match_operand 0 "aarch64_sve_ld1rq_operand"))) + (define_predicate "aarch64_sve_ptrue_svpattern_immediate" (and (match_code "const") (match_test "aarch64_sve_ptrue_svpattern_p (op, NULL)"))) diff --git a/gcc/testsuite/gcc.target/aarch64/sve/acle/general/pr96463-2.c b/gcc/testsuite/gcc.target/aarch64/sve/acle/general/pr96463-2.c index 196de3f5e0a..93daf23c25b 100644 --- a/gcc/testsuite/gcc.target/aarch64/sve/acle/general/pr96463-2.c +++ b/gcc/testsuite/gcc.target/aarch64/sve/acle/general/pr96463-2.c @@ -26,4 +26,5 @@ TEST(svfloat64_t, float64_t, f64) TEST(svbfloat16_t, bfloat16_t, bf16) -/* { dg-final { scan-assembler-times {\tdup\tz[0-9]+\.q, z[0-9]+\.q\[0\]} 12 { target aarch64_little_endian } } } */ +/* { dg-final { scan-assembler-not {\tdup\t} } } */ +/* { dg-final { scan-assembler-times {\tld1rq} 12 } } */