From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 2093) id B51DD3858D28; Mon, 30 Jan 2023 16:47:09 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org B51DD3858D28 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1675097229; bh=+svap8CjD0ufUHc1k6R50nQNixlGOuneUA6V6JA+Vhk=; h=From:To:Subject:Date:From; b=Bno/3jsxKp60vGM1OrQEpHbhr2Zs2OGcXC1/lgtOwBKFQEweSYxb9LBzmw0RZHYWy iiKFfTVQxlhVtop5JKCBkzxUXKnaLQdQKlwCea9eqJQ+ULygxDJ6BjJXQ9s3NkADgb 2z2qC2mMbmiOaT5xMWwQ/FlhoF9SGByxSR2bwOKU= MIME-Version: 1.0 Content-Transfer-Encoding: 7bit Content-Type: text/plain; charset="utf-8" From: Kito Cheng To: gcc-cvs@gcc.gnu.org Subject: [gcc r13-5498] RISC-V: Add VSETVL testcases for indexed loads/stores. X-Act-Checkin: gcc X-Git-Author: Ju-Zhe Zhong X-Git-Refname: refs/heads/master X-Git-Oldrev: 6c9bcb6c7ec70aba260a388469fd88f31fe08d15 X-Git-Newrev: 6dfacebd2d6458b0774c76b7b2afbcc22bc43e4c Message-Id: <20230130164709.B51DD3858D28@sourceware.org> Date: Mon, 30 Jan 2023 16:47:09 +0000 (GMT) List-Id: https://gcc.gnu.org/g:6dfacebd2d6458b0774c76b7b2afbcc22bc43e4c commit r13-5498-g6dfacebd2d6458b0774c76b7b2afbcc22bc43e4c Author: Ju-Zhe Zhong Date: Sun Jan 29 23:34:57 2023 +0800 RISC-V: Add VSETVL testcases for indexed loads/stores. gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/vsetvl/avl_single-72.c: New test. * gcc.target/riscv/rvv/vsetvl/avl_single-76.c: New test. * gcc.target/riscv/rvv/vsetvl/avl_single-77.c: New test. Diff: --- .../gcc.target/riscv/rvv/vsetvl/avl_single-72.c | 27 ++++++++++++++++++++++ .../gcc.target/riscv/rvv/vsetvl/avl_single-76.c | 24 +++++++++++++++++++ .../gcc.target/riscv/rvv/vsetvl/avl_single-77.c | 27 ++++++++++++++++++++++ 3 files changed, 78 insertions(+) diff --git a/gcc/testsuite/gcc.target/riscv/rvv/vsetvl/avl_single-72.c b/gcc/testsuite/gcc.target/riscv/rvv/vsetvl/avl_single-72.c new file mode 100644 index 00000000000..b1e28abd4fe --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/vsetvl/avl_single-72.c @@ -0,0 +1,27 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +void f (void * restrict in, void * restrict out, int n, int cond) +{ + size_t vl = 101; + for (size_t i = 0; i < n; i++) + { + vint8mf8_t v = __riscv_vle8_v_i8mf8 (in + i, vl); + __riscv_vse8_v_i8mf8 (out + i, v, vl); + + vint8mf8_t v2 = __riscv_vle8_v_i8mf8_tu (v, in + i + 100, vl); + __riscv_vse8_v_i8mf8 (out + i + 100, v2, vl); + } + + for (size_t i = 0; i < n; i++) + { + vuint8mf8_t index = __riscv_vle8_v_u8mf8 (in + i + 300, vl); + vfloat32mf2_t v2 = __riscv_vluxei8_v_f32mf2 (in + i + 200, index, vl); + __riscv_vse32_v_f32mf2 (out + i + 200, v2, vl); + } +} + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]} 1 { target { no-opts "-O0" no-opts "-g" no-opts "-funroll-loops" } } } } */ +/* { dg-final { scan-assembler-times {vsetvli} 1 { target { no-opts "-O0" no-opts "-g" no-opts "-funroll-loops" } } } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/vsetvl/avl_single-76.c b/gcc/testsuite/gcc.target/riscv/rvv/vsetvl/avl_single-76.c new file mode 100644 index 00000000000..1b6e818d209 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/vsetvl/avl_single-76.c @@ -0,0 +1,24 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +void f (void * restrict in, void * restrict out, int n, int cond) +{ + size_t vl = 101; + for (size_t i = 0; i < n; i++) + { + vint8mf8_t v = __riscv_vle8_v_i8mf8 (in + i, vl); + __riscv_vse8_v_i8mf8 (out + i, v, vl); + } + + for (size_t i = 0; i < n; i++) + { + vuint8mf8_t index = __riscv_vle8_v_u8mf8 (in + i + 300, vl); + vfloat32mf2_t v = __riscv_vle32_v_f32mf2 (in + i + 600, vl); + __riscv_vsoxei8_v_f32mf2 (out + i + 200, index, v, vl); + } +} + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]} 1 { target { no-opts "-O0" no-opts "-g" no-opts "-funroll-loops" } } } } */ +/* { dg-final { scan-assembler-times {vsetvli} 1 { target { no-opts "-O0" no-opts "-g" no-opts "-funroll-loops" } } } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/vsetvl/avl_single-77.c b/gcc/testsuite/gcc.target/riscv/rvv/vsetvl/avl_single-77.c new file mode 100644 index 00000000000..9fb16052385 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/vsetvl/avl_single-77.c @@ -0,0 +1,27 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +void f (void * restrict in, void * restrict out, int n, int cond) +{ + size_t vl = 101; + for (size_t i = 0; i < n; i++) + { + vint8mf8_t v = __riscv_vle8_v_i8mf8 (in + i, vl); + __riscv_vse8_v_i8mf8 (out + i, v, vl); + } + + for (size_t i = 0; i < n; i++) + { + vbool64_t mask = __riscv_vlm_v_b64 (in + 10000, vl); + vuint8mf8_t index = __riscv_vle8_v_u8mf8 (in + i + 300, vl); + vfloat32mf2_t v = __riscv_vle32_v_f32mf2 (in + i + 30000, vl); + vfloat32mf2_t v2 = __riscv_vluxei8_v_f32mf2_tumu (mask, v, in + i + 200, index, vl); + __riscv_vse32_v_f32mf2 (out + i + 200, v2, vl); + } +} + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu} 1 { target { no-opts "-O0" no-opts "-g" no-opts "-funroll-loops" } } } } */ +/* { dg-final { scan-assembler-times {vsetvli} 1 { target { no-opts "-O0" no-opts "-g" no-opts "-funroll-loops" } } } } */ +