public inbox for gcc-cvs@sourceware.org help / color / mirror / Atom feed
From: Jeff Law <law@gcc.gnu.org> To: gcc-cvs@gcc.gnu.org Subject: [gcc(refs/vendors/riscv/heads/gcc-13-with-riscv-opts)] RISC-V: Split off shift patterns for autovectorization. Date: Thu, 25 May 2023 23:18:48 +0000 (GMT) [thread overview] Message-ID: <20230525231848.52D00385771C@sourceware.org> (raw) https://gcc.gnu.org/g:0ed74ae549fe7743f719f34b796bb16fb6b5ef32 commit 0ed74ae549fe7743f719f34b796bb16fb6b5ef32 Author: Robin Dapp <rdapp@ventanamicro.com> Date: Wed May 10 09:52:43 2023 +0200 RISC-V: Split off shift patterns for autovectorization. This patch splits off the shift patterns of the binop patterns. This is necessary as the scalar shifts require a Pmode operand as shift count. To this end, a new iterator any_int_binop_no_shift is introduced. At a later point when the binops are split up further in commutative and non-commutative patterns (which both do not include the shift patterns) we might not need this anymore. gcc/ChangeLog: * config/riscv/autovec.md (<optab><mode>3): Add scalar shift pattern. (v<optab><mode>3): Add vector shift pattern. * config/riscv/vector-iterators.md: New iterator. Diff: --- gcc/config/riscv/autovec.md | 47 +++++++++++++++++++++++++++++++++++- gcc/config/riscv/vector-iterators.md | 4 +++ 2 files changed, 50 insertions(+), 1 deletion(-) diff --git a/gcc/config/riscv/autovec.md b/gcc/config/riscv/autovec.md index 58926ed3e67..ac0c939d277 100644 --- a/gcc/config/riscv/autovec.md +++ b/gcc/config/riscv/autovec.md @@ -97,7 +97,7 @@ (define_expand "<optab><mode>3" [(set (match_operand:VI 0 "register_operand") - (any_int_binop:VI + (any_int_binop_no_shift:VI (match_operand:VI 1 "<binop_rhs1_predicate>") (match_operand:VI 2 "<binop_rhs2_predicate>")))] "TARGET_VECTOR" @@ -119,3 +119,48 @@ NULL, <VM>mode); DONE; }) + +;; ------------------------------------------------------------------------- +;; ---- [INT] Binary shifts by scalar. +;; ------------------------------------------------------------------------- +;; Includes: +;; - vsll.vx/vsra.vx/vsrl.vx +;; - vsll.vi/vsra.vi/vsrl.vi +;; ------------------------------------------------------------------------- + +(define_expand "<optab><mode>3" + [(set (match_operand:VI 0 "register_operand") + (any_shift:VI + (match_operand:VI 1 "register_operand") + (match_operand:<VEL> 2 "csr_operand")))] + "TARGET_VECTOR" +{ + if (!CONST_SCALAR_INT_P (operands[2])) + operands[2] = gen_lowpart (Pmode, operands[2]); + riscv_vector::emit_len_binop (code_for_pred_scalar + (<CODE>, <MODE>mode), + operands[0], operands[1], operands[2], + NULL_RTX, <VM>mode, Pmode); + DONE; +}) + +;; ------------------------------------------------------------------------- +;; ---- [INT] Binary shifts by scalar. +;; ------------------------------------------------------------------------- +;; Includes: +;; - vsll.vv/vsra.vv/vsrl.vv +;; ------------------------------------------------------------------------- + +(define_expand "v<optab><mode>3" + [(set (match_operand:VI 0 "register_operand") + (any_shift:VI + (match_operand:VI 1 "register_operand") + (match_operand:VI 2 "vector_shift_operand")))] + "TARGET_VECTOR" +{ + riscv_vector::emit_len_binop (code_for_pred + (<CODE>, <MODE>mode), + operands[0], operands[1], operands[2], + NULL_RTX, <VM>mode); + DONE; +}) diff --git a/gcc/config/riscv/vector-iterators.md b/gcc/config/riscv/vector-iterators.md index 29c9d77674b..5cf958ba845 100644 --- a/gcc/config/riscv/vector-iterators.md +++ b/gcc/config/riscv/vector-iterators.md @@ -1409,6 +1409,10 @@ (define_code_iterator any_non_commutative_binop [minus div udiv mod umod]) +(define_code_iterator any_int_binop_no_shift + [plus minus and ior xor smax umax smin umin mult div udiv mod umod +]) + (define_code_iterator any_sat_int_binop [ss_plus ss_minus us_plus us_minus]) (define_code_iterator sat_int_plus_binop [ss_plus us_plus]) (define_code_iterator sat_int_minus_binop [ss_minus us_minus])
next reply other threads:[~2023-05-25 23:18 UTC|newest] Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top 2023-05-25 23:18 Jeff Law [this message] 2023-07-14 2:34 Jeff Law
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20230525231848.52D00385771C@sourceware.org \ --to=law@gcc.gnu.org \ --cc=gcc-cvs@gcc.gnu.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).