From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 1005) id 217203858430; Fri, 7 Jul 2023 19:53:34 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 217203858430 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1688759614; bh=Nv9QRKslDb30r32SxF8F/5kYbskGH8MrnZhrURfAl2o=; h=From:To:Subject:Date:From; b=ny73qK0pCCj61BH6pzS90CPkeoN21MLPAWwl7rgBj3B8w9T8MzEwXT0gln/m/l4wG uzCz3MkCWLTU3YTiYWVeFL2fI9L4TuM+nDwrfR9zBeFb/27wejltT18zRWld2Wqrcr LHZOdIsi7hrGY/8oa1e5B++2FXaQ8mMFDwKvcJVQ= Content-Type: text/plain; charset="us-ascii" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit From: Michael Meissner To: gcc-cvs@gcc.gnu.org Subject: [gcc(refs/users/meissner/heads/work124)] Update ChangeLog.meissner X-Act-Checkin: gcc X-Git-Author: Michael Meissner X-Git-Refname: refs/users/meissner/heads/work124 X-Git-Oldrev: 735de776d6d9840c1c3ac94ae67621e8172ccc69 X-Git-Newrev: 6ffc3b730a7c3177dd8e87d898824db8ba481b47 Message-Id: <20230707195334.217203858430@sourceware.org> Date: Fri, 7 Jul 2023 19:53:34 +0000 (GMT) List-Id: https://gcc.gnu.org/g:6ffc3b730a7c3177dd8e87d898824db8ba481b47 commit 6ffc3b730a7c3177dd8e87d898824db8ba481b47 Author: Michael Meissner Date: Fri Jul 7 15:53:30 2023 -0400 Update ChangeLog.meissner Diff: --- gcc/ChangeLog.meissner | 88 +++++++++++++++++++++++++++++++++++++++++++++++++- 1 file changed, 87 insertions(+), 1 deletion(-) diff --git a/gcc/ChangeLog.meissner b/gcc/ChangeLog.meissner index 3fc5794b8ec..3df157bf9d3 100644 --- a/gcc/ChangeLog.meissner +++ b/gcc/ChangeLog.meissner @@ -1,6 +1,92 @@ +==================== Branch work124, patch #3 ==================== + +Fix typo in insn name. + +In doing other work, I noticed that there was an insn: + + vsx_extract_v4sf__load + +Which did not have an iterator. I removed the useless . + +2023-07-07 Michael Meissner + +gcc/ + + * config/rs6000/vsx.md (vsx_extract_v4sf_load): Rename from + vsx_extract_v4sf__load. + +==================== Branch work124, patch #2 ==================== + +Improve 64->128 bit zero extension on PowerPC (PR target/108958) + +If we are converting an unsigned DImode to a TImode value, and the TImode value +will go in a vector register, GCC currently does the DImode to TImode conversion +in GPR registers, and then moves the value to the vector register via a mtvsrdd +instruction. + +This patch adds a new zero_extendditi2 insn which optimizes moving a GPR to a +vector register using the mtvsrdd instruction with RA=0, and using lxvrdx to +load a 64-bit value into the bottom 64-bits of the vector register. + +2023-07-07 Michael Meissner + +gcc/ + + PR target/108958 + * gcc/config/rs6000.md (zero_extendditi2): New insn. + +gcc/testsuite/ + + PR target/108958 + * gcc.target/powerpc/pr108958.c: New test. + +==================== Branch work124, patch #1 ==================== + +Optimize vec_splats of vec_extract for V2DI/V2DF (PR target/99293) + +This patch optimizes cases like: + + vector double v1, v2; + /* ... */ + v2 = vec_splats (vec_extract (v1, 0); /* or */ + v2 = vec_splats (vec_extract (v1, 1); + +Previously: + + vector long long + splat_dup_l_0 (vector long long v) + { + return __builtin_vec_splats (__builtin_vec_extract (v, 0)); + } + +would generate: + + mfvsrld 9,34 + mtvsrdd 34,9,9 + blr + +With this patch, GCC generates: + + xxpermdi 34,34,34,3 + blr + + +2023-07-07 Michael Meissner + +gcc/ + + PR target/99293 + * gcc/config/rs6000/vsx.md (vsx_splat_extract_): New combiner + insn. + +gcc/testsuite/ + + PR target/108958 + * gcc.target/powerpc/pr99293.c: New test. + * gcc.target/powerpc/builtins-1.c: Update insn count. + ==================== Branch work124, baseline ==================== 2023-07-06 Michael Meissner Clone branch -