public inbox for gcc-cvs@sourceware.org
help / color / mirror / Atom feed
* [gcc r14-3733] RISC-V: Part-2: Save/Restore vector registers which need to be preversed
@ 2023-09-06 8:22 Kito Cheng
0 siblings, 0 replies; only message in thread
From: Kito Cheng @ 2023-09-06 8:22 UTC (permalink / raw)
To: gcc-cvs
https://gcc.gnu.org/g:fdd59c0f73e9e681cd5f4d0eee2dd58d60d8dbe1
commit r14-3733-gfdd59c0f73e9e681cd5f4d0eee2dd58d60d8dbe1
Author: Lehua Ding <lehua.ding@rivai.ai>
Date: Tue Sep 5 15:44:51 2023 +0800
RISC-V: Part-2: Save/Restore vector registers which need to be preversed
Because functions which follow vector calling convention variant has
callee-saved vector reigsters but functions which follow standard calling
convention don't have. We need to distinguish which function callee is so that
we can tell GCC exactly which vector registers callee will clobber. So I encode
the callee's calling convention information into the calls rtx pattern like
AArch64. The old operand 2 and 3 of call pattern which copy from MIPS target are
useless and removed according to my analysis.
gcc/ChangeLog:
* config/riscv/riscv-sr.cc (riscv_remove_unneeded_save_restore_calls): Pass riscv_cc.
* config/riscv/riscv.cc (struct riscv_frame_info): Add new fileds.
(riscv_frame_info::reset): Reset new fileds.
(riscv_call_tls_get_addr): Pass riscv_cc.
(riscv_function_arg): Return riscv_cc for call patterm.
(get_riscv_cc): New function return riscv_cc from rtl call_insn.
(riscv_insn_callee_abi): Implement TARGET_INSN_CALLEE_ABI.
(riscv_save_reg_p): Add vector callee-saved check.
(riscv_stack_align): Add vector save area comment.
(riscv_compute_frame_info): Ditto.
(riscv_restore_reg): Update for type change.
(riscv_for_each_saved_v_reg): New function save vector registers.
(riscv_first_stack_step): Handle funciton with vector callee-saved registers.
(riscv_expand_prologue): Ditto.
(riscv_expand_epilogue): Ditto.
(riscv_output_mi_thunk): Pass riscv_cc.
(TARGET_INSN_CALLEE_ABI): Implement TARGET_INSN_CALLEE_ABI.
* config/riscv/riscv.h (get_riscv_cc): Export get_riscv_cc function.
* config/riscv/riscv.md: Add CALLEE_CC operand for call pattern.
gcc/testsuite/ChangeLog:
* gcc.target/riscv/rvv/base/abi-callee-saved-1-fixed-1.c: New test.
* gcc.target/riscv/rvv/base/abi-callee-saved-1-fixed-2.c: New test.
* gcc.target/riscv/rvv/base/abi-callee-saved-1-save-restore.c: New test.
* gcc.target/riscv/rvv/base/abi-callee-saved-1-zcmp.c: New test.
* gcc.target/riscv/rvv/base/abi-callee-saved-1.c: New test.
* gcc.target/riscv/rvv/base/abi-callee-saved-2-save-restore.c: New test.
* gcc.target/riscv/rvv/base/abi-callee-saved-2-zcmp.c: New test.
* gcc.target/riscv/rvv/base/abi-callee-saved-2.c: New test.
Diff:
---
gcc/config/riscv/riscv-sr.cc | 8 +-
gcc/config/riscv/riscv.cc | 202 +++++++++++++++++++--
gcc/config/riscv/riscv.h | 3 +
gcc/config/riscv/riscv.md | 51 ++++--
.../riscv/rvv/base/abi-callee-saved-1-fixed-1.c | 86 +++++++++
.../riscv/rvv/base/abi-callee-saved-1-fixed-2.c | 86 +++++++++
.../rvv/base/abi-callee-saved-1-save-restore.c | 85 +++++++++
.../riscv/rvv/base/abi-callee-saved-1-zcmp.c | 85 +++++++++
.../gcc.target/riscv/rvv/base/abi-callee-saved-1.c | 88 +++++++++
.../rvv/base/abi-callee-saved-2-save-restore.c | 108 +++++++++++
.../riscv/rvv/base/abi-callee-saved-2-zcmp.c | 107 +++++++++++
.../gcc.target/riscv/rvv/base/abi-callee-saved-2.c | 117 ++++++++++++
12 files changed, 994 insertions(+), 32 deletions(-)
diff --git a/gcc/config/riscv/riscv-sr.cc b/gcc/config/riscv/riscv-sr.cc
index 7248f04d68f3..0f5893f527cd 100644
--- a/gcc/config/riscv/riscv-sr.cc
+++ b/gcc/config/riscv/riscv-sr.cc
@@ -447,12 +447,14 @@ riscv_remove_unneeded_save_restore_calls (void)
&& !SIBCALL_REG_P (REGNO (target)))
return;
+ riscv_cc cc = get_riscv_cc (XVECEXP (callpat, 0, 1));
rtx sibcall = NULL;
if (set_target != NULL)
- sibcall
- = gen_sibcall_value_internal (set_target, target, const0_rtx);
+ sibcall = gen_sibcall_value_internal (set_target, target, const0_rtx,
+ gen_int_mode (cc, SImode));
else
- sibcall = gen_sibcall_internal (target, const0_rtx);
+ sibcall
+ = gen_sibcall_internal (target, const0_rtx, gen_int_mode (cc, SImode));
rtx_insn *before_call = PREV_INSN (call);
remove_insn (call);
diff --git a/gcc/config/riscv/riscv.cc b/gcc/config/riscv/riscv.cc
index 30b460324b93..1bbd92ccddd4 100644
--- a/gcc/config/riscv/riscv.cc
+++ b/gcc/config/riscv/riscv.cc
@@ -110,6 +110,9 @@ struct GTY(()) riscv_frame_info {
/* Likewise FPR X. */
unsigned int fmask;
+ /* Likewise for vector registers. */
+ unsigned int vmask;
+
/* How much the GPR save/restore routines adjust sp (or 0 if unused). */
unsigned save_libcall_adjustment;
@@ -125,6 +128,10 @@ struct GTY(()) riscv_frame_info {
poly_int64 gp_sp_offset;
poly_int64 fp_sp_offset;
+ /* Top and bottom offsets of vector save areas from frame bottom. */
+ poly_int64 v_sp_offset_top;
+ poly_int64 v_sp_offset_bottom;
+
/* Offset of virtual frame pointer from stack pointer/frame bottom */
poly_int64 frame_pointer_offset;
@@ -278,7 +285,7 @@ unsigned riscv_stack_boundary;
/* If non-zero, this is an offset to be added to SP to redefine the CFA
when restoring the FP register from the stack. Only valid when generating
the epilogue. */
-static int epilogue_cfa_sp_offset;
+static poly_int64 epilogue_cfa_sp_offset;
/* Which tuning parameters to use. */
static const struct riscv_tune_param *tune_param;
@@ -450,10 +457,13 @@ void riscv_frame_info::reset(void)
total_size = 0;
mask = 0;
fmask = 0;
+ vmask = 0;
save_libcall_adjustment = 0;
gp_sp_offset = 0;
fp_sp_offset = 0;
+ v_sp_offset_top = 0;
+ v_sp_offset_bottom = 0;
frame_pointer_offset = 0;
@@ -1892,7 +1902,8 @@ riscv_call_tls_get_addr (rtx sym, rtx result)
start_sequence ();
emit_insn (riscv_got_load_tls_gd (a0, sym));
- insn = emit_call_insn (gen_call_value (result, func, const0_rtx, NULL));
+ insn = emit_call_insn (gen_call_value (result, func, const0_rtx,
+ gen_int_mode (RISCV_CC_BASE, SImode)));
RTL_CONST_CALL_P (insn) = 1;
use_reg (&CALL_INSN_FUNCTION_USAGE (insn), a0);
insn = get_insns ();
@@ -4660,7 +4671,8 @@ riscv_function_arg (cumulative_args_t cum_v, const function_arg_info &arg)
struct riscv_arg_info info;
if (arg.end_marker_p ())
- return NULL;
+ /* Return the calling convention that used by the current function. */
+ return gen_int_mode (cum->variant_cc, SImode);
return riscv_get_arg_info (&info, cum, arg.mode, arg.type, arg.named, false);
}
@@ -4900,6 +4912,30 @@ riscv_fntype_abi (const_tree fntype)
return default_function_abi;
}
+/* Return riscv calling convention of call_insn. */
+riscv_cc
+get_riscv_cc (const rtx use)
+{
+ gcc_assert (GET_CODE (use) == USE);
+ rtx unspec = XEXP (use, 0);
+ gcc_assert (GET_CODE (unspec) == UNSPEC
+ && XINT (unspec, 1) == UNSPEC_CALLEE_CC);
+ riscv_cc cc = (riscv_cc) INTVAL (XVECEXP (unspec, 0, 0));
+ gcc_assert (cc < RISCV_CC_UNKNOWN);
+ return cc;
+}
+
+/* Implement TARGET_INSN_CALLEE_ABI. */
+
+const predefined_function_abi &
+riscv_insn_callee_abi (const rtx_insn *insn)
+{
+ rtx pat = PATTERN (insn);
+ gcc_assert (GET_CODE (pat) == PARALLEL);
+ riscv_cc cc = get_riscv_cc (XVECEXP (pat, 0, 1));
+ return function_abis[cc];
+}
+
/* Handle an attribute requiring a FUNCTION_DECL;
arguments as in struct attribute_spec.handler. */
static tree
@@ -5755,6 +5791,11 @@ riscv_save_reg_p (unsigned int regno)
if (call_saved && might_clobber)
return true;
+ /* Save callee-saved V registers. */
+ if (V_REG_P (regno) && !crtl->abi->clobbers_full_reg_p (regno)
+ && might_clobber)
+ return true;
+
if (regno == HARD_FRAME_POINTER_REGNUM && frame_pointer_needed)
return true;
@@ -5927,6 +5968,12 @@ riscv_stack_align (HOST_WIDE_INT value)
| | + UNITS_PER_FP_REG
| FPR save area |
| |
+ +-------------------------------+ <-- stack_pointer_rtx
+ | | + v_sp_offset_top
+ | Vector Registers save area |
+ | |
+ | ----------------------------- | <-- stack_pointer_rtx
+ | padding | + v_sp_offset_bottom
+-------------------------------+ <-- frame_pointer_rtx (virtual)
| |
| local variables |
@@ -5950,6 +5997,7 @@ riscv_compute_frame_info (void)
poly_int64 offset;
bool interrupt_save_prologue_temp = false;
unsigned int regno, i, num_x_saved = 0, num_f_saved = 0, x_save_size = 0;
+ unsigned int num_v_saved = 0;
frame = &cfun->machine->frame;
@@ -5988,6 +6036,15 @@ riscv_compute_frame_info (void)
for (regno = FP_REG_FIRST; regno <= FP_REG_LAST; regno++)
if (riscv_save_reg_p (regno))
frame->fmask |= 1 << (regno - FP_REG_FIRST), num_f_saved++;
+
+ /* Find out which V registers we need to save. */
+ if (TARGET_VECTOR)
+ for (regno = V_REG_FIRST; regno <= V_REG_LAST; regno++)
+ if (riscv_save_reg_p (regno))
+ {
+ frame->vmask |= 1 << (regno - V_REG_FIRST);
+ num_v_saved++;
+ }
}
if (frame->mask)
@@ -6034,6 +6091,12 @@ riscv_compute_frame_info (void)
offset += riscv_stack_align (get_frame_size ());
/* The virtual frame pointer points above the local variables. */
frame->frame_pointer_offset = offset;
+ /* Next are the callee-saved VRs. */
+ if (frame->vmask)
+ offset += riscv_stack_align (num_v_saved * UNITS_PER_V_REG);
+ frame->v_sp_offset_top = offset;
+ frame->v_sp_offset_bottom
+ = frame->v_sp_offset_top - num_v_saved * UNITS_PER_V_REG;
/* Next are the callee-saved FPRs. */
if (frame->fmask)
offset += riscv_stack_align (num_f_saved * UNITS_PER_FP_REG);
@@ -6146,10 +6209,12 @@ riscv_restore_reg (rtx reg, rtx mem)
rtx dwarf = NULL_RTX;
dwarf = alloc_reg_note (REG_CFA_RESTORE, reg, dwarf);
- if (epilogue_cfa_sp_offset && REGNO (reg) == HARD_FRAME_POINTER_REGNUM)
+ if (known_gt (epilogue_cfa_sp_offset, 0)
+ && REGNO (reg) == HARD_FRAME_POINTER_REGNUM)
{
- rtx cfa_adjust_rtx = gen_rtx_PLUS (Pmode, stack_pointer_rtx,
- GEN_INT (epilogue_cfa_sp_offset));
+ rtx cfa_adjust_rtx
+ = gen_rtx_PLUS (Pmode, stack_pointer_rtx,
+ gen_int_mode (epilogue_cfa_sp_offset, Pmode));
dwarf = alloc_reg_note (REG_CFA_DEF_CFA, cfa_adjust_rtx, dwarf);
}
@@ -6331,6 +6396,79 @@ riscv_for_each_saved_reg (poly_int64 sp_offset, riscv_save_restore_fn fn,
}
}
+/* Call FN for each V register that is saved by the current function. */
+
+static void
+riscv_for_each_saved_v_reg (poly_int64 &remaining_size,
+ riscv_save_restore_fn fn, bool prologue)
+{
+ rtx vlen = NULL_RTX;
+ if (cfun->machine->frame.vmask != 0)
+ {
+ if (UNITS_PER_V_REG.is_constant ()
+ && SMALL_OPERAND (UNITS_PER_V_REG.to_constant ()))
+ vlen = GEN_INT (UNITS_PER_V_REG.to_constant ());
+ else
+ {
+ vlen = RISCV_PROLOGUE_TEMP (Pmode);
+ rtx insn
+ = emit_move_insn (vlen, gen_int_mode (UNITS_PER_V_REG, Pmode));
+ RTX_FRAME_RELATED_P (insn) = 1;
+ }
+ }
+
+ /* Select the mode where LMUL is 1 and SEW is largest. */
+ machine_mode m1_mode = TARGET_VECTOR_ELEN_64 ? RVVM1DImode : RVVM1SImode;
+
+ if (prologue)
+ {
+ /* This loop must iterate over the same space as its companion in
+ riscv_compute_frame_info. */
+ for (unsigned int regno = V_REG_FIRST; regno <= V_REG_LAST; regno++)
+ if (BITSET_P (cfun->machine->frame.vmask, regno - V_REG_FIRST))
+ {
+ bool handle_reg = !cfun->machine->reg_is_wrapped_separately[regno];
+ if (handle_reg)
+ {
+ rtx insn = NULL_RTX;
+ if (CONST_INT_P (vlen))
+ {
+ gcc_assert (SMALL_OPERAND (-INTVAL (vlen)));
+ insn = emit_insn (gen_add3_insn (stack_pointer_rtx,
+ stack_pointer_rtx,
+ GEN_INT (-INTVAL (vlen))));
+ }
+ else
+ insn = emit_insn (
+ gen_sub3_insn (stack_pointer_rtx, stack_pointer_rtx, vlen));
+ gcc_assert (insn != NULL_RTX);
+ RTX_FRAME_RELATED_P (insn) = 1;
+ riscv_save_restore_reg (m1_mode, regno, 0, fn);
+ remaining_size -= UNITS_PER_V_REG;
+ }
+ }
+ }
+ else
+ {
+ /* This loop must iterate over the same space as its companion in
+ riscv_compute_frame_info. */
+ for (unsigned int regno = V_REG_LAST; regno >= V_REG_FIRST; regno--)
+ if (BITSET_P (cfun->machine->frame.vmask, regno - V_REG_FIRST))
+ {
+ bool handle_reg = !cfun->machine->reg_is_wrapped_separately[regno];
+ if (handle_reg)
+ {
+ riscv_save_restore_reg (m1_mode, regno, 0, fn);
+ rtx insn = emit_insn (
+ gen_add3_insn (stack_pointer_rtx, stack_pointer_rtx, vlen));
+ gcc_assert (insn != NULL_RTX);
+ RTX_FRAME_RELATED_P (insn) = 1;
+ remaining_size -= UNITS_PER_V_REG;
+ }
+ }
+ }
+}
+
/* For stack frames that can't be allocated with a single ADDI instruction,
compute the best value to initially allocate. It must at a minimum
allocate enough space to spill the callee-saved registers. If TARGET_RVC,
@@ -6348,6 +6486,11 @@ riscv_first_stack_step (struct riscv_frame_info *frame, poly_int64 remaining_siz
else
remaining_const_size = remaining_size.to_constant ();
+ /* First step must be set to the top of vector registers save area if any
+ vector registers need be preversed. */
+ if (frame->vmask != 0)
+ return (remaining_size - frame->v_sp_offset_top).to_constant ();
+
if (SMALL_OPERAND (remaining_const_size))
return remaining_const_size;
@@ -6541,11 +6684,20 @@ riscv_expand_prologue (void)
if (riscv_use_multi_push (frame))
{
remaining_size -= frame->multi_push_adj_base;
- if (known_gt (remaining_size, 2 * ZCMP_SP_INC_STEP))
+ /* If there are vector registers that need to be saved, then it can only
+ be reduced to the frame->v_sp_offset_top position at most, since the
+ vector registers will need to be saved one by one by decreasing the SP
+ later. */
+ poly_int64 remaining_size_above_varea
+ = frame->vmask != 0
+ ? remaining_size - frame->v_sp_offset_top
+ : remaining_size;
+
+ if (known_gt (remaining_size_above_varea, 2 * ZCMP_SP_INC_STEP))
spimm = 3;
- else if (known_gt (remaining_size, ZCMP_SP_INC_STEP))
+ else if (known_gt (remaining_size_above_varea, ZCMP_SP_INC_STEP))
spimm = 2;
- else if (known_gt (remaining_size, 0))
+ else if (known_gt (remaining_size_above_varea, 0))
spimm = 1;
else
spimm = 0;
@@ -6589,7 +6741,7 @@ riscv_expand_prologue (void)
REG_NOTES (insn) = dwarf;
}
- /* Save the registers. */
+ /* Save the GP, FP registers. */
if ((frame->mask | frame->fmask) != 0)
{
if (known_gt (remaining_size, frame->frame_pointer_offset))
@@ -6617,6 +6769,10 @@ riscv_expand_prologue (void)
riscv_emit_stack_tie ();
}
+ /* Save the V registers. */
+ if (frame->vmask != 0)
+ riscv_for_each_saved_v_reg (remaining_size, riscv_save_reg, true);
+
/* Allocate the rest of the frame. */
if (known_gt (remaining_size, 0))
{
@@ -6796,7 +6952,7 @@ riscv_expand_epilogue (int style)
unsigned mask = frame->mask;
unsigned fmask = frame->fmask;
unsigned mask_fprs_push = 0;
- HOST_WIDE_INT step2 = 0;
+ poly_int64 step2 = 0;
bool use_multi_pop_normal
= ((style == NORMAL_RETURN) && riscv_use_multi_push (frame));
bool use_multi_pop_sibcall
@@ -6901,7 +7057,16 @@ riscv_expand_epilogue (int style)
if (use_restore_libcall || use_multi_pop)
frame->mask = mask; /* Undo the above fib. */
- poly_int64 step1 = frame->total_size - step2 - libcall_size - multipop_size;
+ poly_int64 step1;
+ /* STEP1 must be set to the bottom of vector registers save area if any
+ vector registers need be preversed. */
+ if (frame->vmask != 0)
+ {
+ step1 = frame->v_sp_offset_bottom;
+ step2 = frame->total_size - step1 - libcall_size - multipop_size;
+ }
+ else
+ step1 = frame->total_size - step2 - libcall_size - multipop_size;
/* Set TARGET to BASE + STEP1. */
if (known_gt (step1, 0))
@@ -6937,7 +7102,8 @@ riscv_expand_epilogue (int style)
rtx dwarf = NULL_RTX;
rtx cfa_adjust_rtx
= gen_rtx_PLUS (Pmode, stack_pointer_rtx,
- GEN_INT (step2 + libcall_size + multipop_size));
+ gen_int_mode (step2 + libcall_size + multipop_size,
+ Pmode));
dwarf = alloc_reg_note (REG_CFA_DEF_CFA, cfa_adjust_rtx, dwarf);
RTX_FRAME_RELATED_P (insn) = 1;
@@ -6966,6 +7132,7 @@ riscv_expand_epilogue (int style)
frame->mask = 0; /* Temporarily fib that we need not restore GPRs. */
/* Restore the registers. */
+ riscv_for_each_saved_v_reg (step2, riscv_restore_reg, false);
riscv_for_each_saved_reg (frame->total_size - step2 - libcall_size
- multipop_size,
riscv_restore_reg, true, style == EXCEPTION_RETURN);
@@ -6977,10 +7144,10 @@ riscv_expand_epilogue (int style)
riscv_emit_stack_tie ();
/* Deallocate the final bit of the frame. */
- if (step2 > 0)
+ if (step2.to_constant () > 0)
{
insn = emit_insn (gen_add3_insn (stack_pointer_rtx, stack_pointer_rtx,
- GEN_INT (step2)));
+ GEN_INT (step2.to_constant ())));
rtx dwarf = NULL_RTX;
rtx cfa_adjust_rtx
@@ -7643,7 +7810,8 @@ riscv_output_mi_thunk (FILE *file, tree thunk_fndecl ATTRIBUTE_UNUSED,
}
/* Jump to the target function. */
- insn = emit_call_insn (gen_sibcall (fnaddr, const0_rtx, NULL, const0_rtx));
+ rtx callee_cc = gen_int_mode (fndecl_abi (function).id (), SImode);
+ insn = emit_call_insn (gen_sibcall (fnaddr, const0_rtx, callee_cc));
SIBLING_CALL_P (insn) = 1;
/* Run just enough of rest_of_compilation. This sequence was
@@ -9359,6 +9527,8 @@ riscv_vectorize_create_costs (vec_info *vinfo, bool costing_for_scalar)
#define TARGET_FUNCTION_ARG_BOUNDARY riscv_function_arg_boundary
#undef TARGET_FNTYPE_ABI
#define TARGET_FNTYPE_ABI riscv_fntype_abi
+#undef TARGET_INSN_CALLEE_ABI
+#define TARGET_INSN_CALLEE_ABI riscv_insn_callee_abi
#undef TARGET_SHRINK_WRAP_GET_SEPARATE_COMPONENTS
#define TARGET_SHRINK_WRAP_GET_SEPARATE_COMPONENTS \
diff --git a/gcc/config/riscv/riscv.h b/gcc/config/riscv/riscv.h
index 222aeec2b244..68be4f37b9d1 100644
--- a/gcc/config/riscv/riscv.h
+++ b/gcc/config/riscv/riscv.h
@@ -731,6 +731,9 @@ typedef struct {
bool used_vrs[MAX_ARGS_IN_VECTOR_REGISTERS];
} CUMULATIVE_ARGS;
+/* Return riscv calling convention of call_insn. */
+extern enum riscv_cc get_riscv_cc (const rtx use);
+
/* Initialize a variable CUM of type CUMULATIVE_ARGS
for a call to a function whose data type is FNTYPE.
For a library call, FNTYPE is 0. */
diff --git a/gcc/config/riscv/riscv.md b/gcc/config/riscv/riscv.md
index d80b6938f84b..9da2a9f1c429 100644
--- a/gcc/config/riscv/riscv.md
+++ b/gcc/config/riscv/riscv.md
@@ -79,6 +79,9 @@
UNSPEC_CLMUL
UNSPEC_CLMULH
UNSPEC_CLMULR
+
+ ;; the calling convention of callee
+ UNSPEC_CALLEE_CC
])
(define_c_enum "unspecv" [
@@ -3066,18 +3069,22 @@
(define_expand "sibcall"
[(parallel [(call (match_operand 0 "")
(match_operand 1 ""))
- (use (match_operand 2 "")) ;; next_arg_reg
- (use (match_operand 3 ""))])] ;; struct_value_size_rtx
+ (use (unspec:SI [
+ (match_operand 2 "const_int_operand")
+ ] UNSPEC_CALLEE_CC))])]
""
{
rtx target = riscv_legitimize_call_address (XEXP (operands[0], 0));
- emit_call_insn (gen_sibcall_internal (target, operands[1]));
+ emit_call_insn (gen_sibcall_internal (target, operands[1], operands[2]));
DONE;
})
(define_insn "sibcall_internal"
[(call (mem:SI (match_operand 0 "call_insn_operand" "j,S,U"))
- (match_operand 1 "" ""))]
+ (match_operand 1 "" ""))
+ (use (unspec:SI [
+ (match_operand 2 "const_int_operand")
+ ] UNSPEC_CALLEE_CC))]
"SIBLING_CALL_P (insn)"
"@
jr\t%0
@@ -3089,18 +3096,24 @@
[(parallel [(set (match_operand 0 "")
(call (match_operand 1 "")
(match_operand 2 "")))
- (use (match_operand 3 ""))])] ;; next_arg_reg
+ (use (unspec:SI [
+ (match_operand 3 "const_int_operand")
+ ] UNSPEC_CALLEE_CC))])]
""
{
rtx target = riscv_legitimize_call_address (XEXP (operands[1], 0));
- emit_call_insn (gen_sibcall_value_internal (operands[0], target, operands[2]));
+ emit_call_insn (gen_sibcall_value_internal (operands[0], target, operands[2],
+ operands[3]));
DONE;
})
(define_insn "sibcall_value_internal"
[(set (match_operand 0 "" "")
(call (mem:SI (match_operand 1 "call_insn_operand" "j,S,U"))
- (match_operand 2 "" "")))]
+ (match_operand 2 "" "")))
+ (use (unspec:SI [
+ (match_operand 3 "const_int_operand")
+ ] UNSPEC_CALLEE_CC))]
"SIBLING_CALL_P (insn)"
"@
jr\t%1
@@ -3111,18 +3124,22 @@
(define_expand "call"
[(parallel [(call (match_operand 0 "")
(match_operand 1 ""))
- (use (match_operand 2 "")) ;; next_arg_reg
- (use (match_operand 3 ""))])] ;; struct_value_size_rtx
+ (use (unspec:SI [
+ (match_operand 2 "const_int_operand")
+ ] UNSPEC_CALLEE_CC))])]
""
{
rtx target = riscv_legitimize_call_address (XEXP (operands[0], 0));
- emit_call_insn (gen_call_internal (target, operands[1]));
+ emit_call_insn (gen_call_internal (target, operands[1], operands[2]));
DONE;
})
(define_insn "call_internal"
[(call (mem:SI (match_operand 0 "call_insn_operand" "l,S,U"))
(match_operand 1 "" ""))
+ (use (unspec:SI [
+ (match_operand 2 "const_int_operand")
+ ] UNSPEC_CALLEE_CC))
(clobber (reg:SI RETURN_ADDR_REGNUM))]
""
"@
@@ -3135,11 +3152,14 @@
[(parallel [(set (match_operand 0 "")
(call (match_operand 1 "")
(match_operand 2 "")))
- (use (match_operand 3 ""))])] ;; next_arg_reg
+ (use (unspec:SI [
+ (match_operand 3 "const_int_operand")
+ ] UNSPEC_CALLEE_CC))])]
""
{
rtx target = riscv_legitimize_call_address (XEXP (operands[1], 0));
- emit_call_insn (gen_call_value_internal (operands[0], target, operands[2]));
+ emit_call_insn (gen_call_value_internal (operands[0], target, operands[2],
+ operands[3]));
DONE;
})
@@ -3147,6 +3167,9 @@
[(set (match_operand 0 "" "")
(call (mem:SI (match_operand 1 "call_insn_operand" "l,S,U"))
(match_operand 2 "" "")))
+ (use (unspec:SI [
+ (match_operand 3 "const_int_operand")
+ ] UNSPEC_CALLEE_CC))
(clobber (reg:SI RETURN_ADDR_REGNUM))]
""
"@
@@ -3166,7 +3189,9 @@
{
int i;
- emit_call_insn (gen_call (operands[0], const0_rtx, NULL, const0_rtx));
+ /* Untyped calls always use the RISCV_CC_BASE calling convention. */
+ emit_call_insn (gen_call (operands[0], const0_rtx,
+ gen_int_mode (RISCV_CC_BASE, SImode)));
for (i = 0; i < XVECLEN (operands[2], 0); i++)
{
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-1-fixed-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-1-fixed-1.c
new file mode 100644
index 000000000000..1e6292e84ed0
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-1-fixed-1.c
@@ -0,0 +1,86 @@
+/* { dg-do compile } */
+/* { dg-options "-O1 -march=rv64gczve32x -mabi=lp64d --param=riscv-vector-abi --param=riscv-autovec-preference=fixed-vlmax -Wno-psabi" } */
+/* { dg-final { check-function-bodies "**" "" } } */
+
+#include <riscv_vector.h>
+
+void bar (int8_t *data);
+
+/*
+** foo1:
+** addi\tsp,sp,-16
+** sd\tra,8\(sp\)
+** addi\tsp,sp,-4
+** vs1r\.v\tv1,0\(sp\)
+** addi\tsp,sp,-4
+** vs1r\.v\tv2,0\(sp\)
+** addi\tsp,sp,-4
+** vs1r\.v\tv3,0\(sp\)
+** addi\tsp,sp,-4
+** vs1r\.v\tv4,0\(sp\)
+** addi\tsp,sp,-4
+** vs1r\.v\tv5,0\(sp\)
+** addi\tsp,sp,-4
+** vs1r\.v\tv6,0\(sp\)
+** addi\tsp,sp,-4
+** vs1r\.v\tv7,0\(sp\)
+** addi\tsp,sp,-4
+** vs1r\.v\tv24,0\(sp\)
+** addi\tsp,sp,-4
+** vs1r\.v\tv25,0\(sp\)
+** addi\tsp,sp,-4
+** vs1r\.v\tv26,0\(sp\)
+** addi\tsp,sp,-4
+** vs1r\.v\tv27,0\(sp\)
+** addi\tsp,sp,-4
+** vs1r\.v\tv28,0\(sp\)
+** addi\tsp,sp,-4
+** vs1r\.v\tv29,0\(sp\)
+** addi\tsp,sp,-4
+** vs1r\.v\tv30,0\(sp\)
+** addi\tsp,sp,-4
+** vs1r\.v\tv31,0\(sp\)
+** addi\tsp,sp,-1028
+** mv\ta0,sp
+** call\tbar
+** addi\tsp,sp,1028
+** vl1re32\.v\tv31,0\(sp\)
+** addi\tsp,sp,4
+** vl1re32\.v\tv30,0\(sp\)
+** addi\tsp,sp,4
+** vl1re32\.v\tv29,0\(sp\)
+** addi\tsp,sp,4
+** vl1re32\.v\tv28,0\(sp\)
+** addi\tsp,sp,4
+** vl1re32\.v\tv27,0\(sp\)
+** addi\tsp,sp,4
+** vl1re32\.v\tv26,0\(sp\)
+** addi\tsp,sp,4
+** vl1re32\.v\tv25,0\(sp\)
+** addi\tsp,sp,4
+** vl1re32\.v\tv24,0\(sp\)
+** addi\tsp,sp,4
+** vl1re32\.v\tv7,0\(sp\)
+** addi\tsp,sp,4
+** vl1re32\.v\tv6,0\(sp\)
+** addi\tsp,sp,4
+** vl1re32\.v\tv5,0\(sp\)
+** addi\tsp,sp,4
+** vl1re32\.v\tv4,0\(sp\)
+** addi\tsp,sp,4
+** vl1re32\.v\tv3,0\(sp\)
+** addi\tsp,sp,4
+** vl1re32\.v\tv2,0\(sp\)
+** addi\tsp,sp,4
+** vl1re32\.v\tv1,0\(sp\)
+** addi\tsp,sp,4
+** ld\tra,8\(sp\)
+** addi\tsp,sp,16
+** jr\tra
+*/
+void
+foo1 (vint8m1_t a)
+{
+ int8_t data[1024];
+ bar (data);
+}
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-1-fixed-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-1-fixed-2.c
new file mode 100644
index 000000000000..9fdbcd8deb3d
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-1-fixed-2.c
@@ -0,0 +1,86 @@
+/* { dg-do compile } */
+/* { dg-options "-O1 -march=rv64gcv_zvl4096b -mabi=lp64d --param=riscv-vector-abi --param=riscv-autovec-preference=fixed-vlmax -Wno-psabi" } */
+/* { dg-final { check-function-bodies "**" "" } } */
+
+#include <riscv_vector.h>
+
+void bar (int8_t *data);
+
+/*
+** foo1:
+** addi\tsp,sp,-16
+** sd\tra,8\(sp\)
+** addi\tsp,sp,-512
+** vs1r\.v\tv1,0\(sp\)
+** addi\tsp,sp,-512
+** vs1r\.v\tv2,0\(sp\)
+** addi\tsp,sp,-512
+** vs1r\.v\tv3,0\(sp\)
+** addi\tsp,sp,-512
+** vs1r\.v\tv4,0\(sp\)
+** addi\tsp,sp,-512
+** vs1r\.v\tv5,0\(sp\)
+** addi\tsp,sp,-512
+** vs1r\.v\tv6,0\(sp\)
+** addi\tsp,sp,-512
+** vs1r\.v\tv7,0\(sp\)
+** addi\tsp,sp,-512
+** vs1r\.v\tv24,0\(sp\)
+** addi\tsp,sp,-512
+** vs1r\.v\tv25,0\(sp\)
+** addi\tsp,sp,-512
+** vs1r\.v\tv26,0\(sp\)
+** addi\tsp,sp,-512
+** vs1r\.v\tv27,0\(sp\)
+** addi\tsp,sp,-512
+** vs1r\.v\tv28,0\(sp\)
+** addi\tsp,sp,-512
+** vs1r\.v\tv29,0\(sp\)
+** addi\tsp,sp,-512
+** vs1r\.v\tv30,0\(sp\)
+** addi\tsp,sp,-512
+** vs1r\.v\tv31,0\(sp\)
+** addi\tsp,sp,-1024
+** mv\ta0,sp
+** call\tbar
+** addi\tsp,sp,1024
+** vl1re64\.v\tv31,0\(sp\)
+** addi\tsp,sp,512
+** vl1re64\.v\tv30,0\(sp\)
+** addi\tsp,sp,512
+** vl1re64\.v\tv29,0\(sp\)
+** addi\tsp,sp,512
+** vl1re64\.v\tv28,0\(sp\)
+** addi\tsp,sp,512
+** vl1re64\.v\tv27,0\(sp\)
+** addi\tsp,sp,512
+** vl1re64\.v\tv26,0\(sp\)
+** addi\tsp,sp,512
+** vl1re64\.v\tv25,0\(sp\)
+** addi\tsp,sp,512
+** vl1re64\.v\tv24,0\(sp\)
+** addi\tsp,sp,512
+** vl1re64\.v\tv7,0\(sp\)
+** addi\tsp,sp,512
+** vl1re64\.v\tv6,0\(sp\)
+** addi\tsp,sp,512
+** vl1re64\.v\tv5,0\(sp\)
+** addi\tsp,sp,512
+** vl1re64\.v\tv4,0\(sp\)
+** addi\tsp,sp,512
+** vl1re64\.v\tv3,0\(sp\)
+** addi\tsp,sp,512
+** vl1re64\.v\tv2,0\(sp\)
+** addi\tsp,sp,512
+** vl1re64\.v\tv1,0\(sp\)
+** addi\tsp,sp,512
+** ld\tra,8\(sp\)
+** addi\tsp,sp,16
+** jr\tra
+*/
+void
+foo1 (vint8m1_t a)
+{
+ int8_t data[1024];
+ bar (data);
+}
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-1-save-restore.c b/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-1-save-restore.c
new file mode 100644
index 000000000000..007c27498b83
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-1-save-restore.c
@@ -0,0 +1,85 @@
+/* { dg-do compile } */
+/* { dg-options "-O1 -march=rv64gcv_zfh -mabi=lp64d --param=riscv-vector-abi -Wno-psabi -msave-restore" } */
+/* { dg-final { check-function-bodies "**" "" } } */
+
+#include <riscv_vector.h>
+
+void bar (int8_t *data);
+
+/*
+** foo1:
+** call\tt0,__riscv_save_0
+** csrr\tt0,vlenb
+** sub\tsp,sp,t0
+** vs1r\.v\tv1,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv2,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv3,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv4,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv5,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv6,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv7,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv24,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv25,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv26,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv27,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv28,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv29,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv30,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv31,0\(sp\)
+** addi\tsp,sp,-1024
+** mv\ta0,sp
+** call\tbar
+** addi\tsp,sp,1024
+** csrr\tt0,vlenb
+** vl1re64\.v\tv31,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv30,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv29,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv28,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv27,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv26,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv25,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv24,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv7,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv6,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv5,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv4,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv3,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv2,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv1,0\(sp\)
+** add\tsp,sp,t0
+** tail\t__riscv_restore_0
+*/
+void
+foo1 (vint8m1_t a)
+{
+ int8_t data[1024];
+ bar (data);
+}
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-1-zcmp.c b/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-1-zcmp.c
new file mode 100644
index 000000000000..5f697e7c372a
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-1-zcmp.c
@@ -0,0 +1,85 @@
+/* { dg-do compile } */
+/* { dg-options "-O1 -march=rv64gcv_zfh_zca_zcmp -mabi=lp64d --param=riscv-vector-abi -Wno-psabi -fno-shrink-wrap-separate" } */
+/* { dg-final { check-function-bodies "**" "" } } */
+
+#include <riscv_vector.h>
+
+void bar (int8_t *data);
+
+/*
+** foo1:
+** cm.push\t\{ra\},\s*-16
+** csrr\tt0,vlenb
+** sub\tsp,sp,t0
+** vs1r\.v\tv1,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv2,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv3,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv4,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv5,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv6,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv7,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv24,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv25,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv26,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv27,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv28,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv29,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv30,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv31,0\(sp\)
+** addi\tsp,sp,-1024
+** mv\ta0,sp
+** call\tbar
+** addi\tsp,sp,1024
+** csrr\tt0,vlenb
+** vl1re64\.v\tv31,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv30,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv29,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv28,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv27,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv26,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv25,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv24,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv7,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv6,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv5,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv4,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv3,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv2,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv1,0\(sp\)
+** add\tsp,sp,t0
+** cm.popret\t{ra},\s*16
+*/
+void
+foo1 (vint8m1_t a)
+{
+ int8_t data[1024];
+ bar (data);
+}
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-1.c
new file mode 100644
index 000000000000..42d099d39fd0
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-1.c
@@ -0,0 +1,88 @@
+/* { dg-do compile } */
+/* { dg-options "-O1 -march=rv64gcv_zfh -mabi=lp64d --param=riscv-vector-abi -Wno-psabi" } */
+/* { dg-final { check-function-bodies "**" "" } } */
+
+#include <riscv_vector.h>
+
+void bar (int8_t *data);
+
+/*
+** foo1:
+** addi\tsp,sp,-16
+** sd\tra,8\(sp\)
+** csrr\tt0,vlenb
+** sub\tsp,sp,t0
+** vs1r\.v\tv1,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv2,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv3,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv4,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv5,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv6,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv7,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv24,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv25,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv26,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv27,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv28,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv29,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv30,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv31,0\(sp\)
+** addi\tsp,sp,-1024
+** mv\ta0,sp
+** call\tbar
+** addi\tsp,sp,1024
+** csrr\tt0,vlenb
+** vl1re64\.v\tv31,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv30,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv29,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv28,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv27,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv26,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv25,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv24,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv7,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv6,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv5,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv4,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv3,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv2,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv1,0\(sp\)
+** add\tsp,sp,t0
+** ld\tra,8\(sp\)
+** addi\tsp,sp,16
+** jr\tra
+*/
+void
+foo1 (vint8m1_t a)
+{
+ int8_t data[1024];
+ bar (data);
+}
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-2-save-restore.c b/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-2-save-restore.c
new file mode 100644
index 000000000000..ce2f68e07d90
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-2-save-restore.c
@@ -0,0 +1,108 @@
+/* { dg-do compile } */
+/* { dg-options "-O1 -march=rv64gcv_zfh -mabi=lp64d --param=riscv-vector-abi -Wno-psabi -msave-restore" } */
+/* { dg-final { check-function-bodies "**" "" } } */
+
+#include <riscv_vector.h>
+
+void bar1 (vint8m1_t a);
+void bar2 ();
+
+/*
+** foo1:
+** tail\tbar1
+*/
+void
+foo1 (vint8m1_t a)
+{
+ bar1 (a);
+}
+
+/*
+** foo2:
+** call\tt0,__riscv_save_0
+** csrr\tt0,vlenb
+** sub\tsp,sp,t0
+** vs1r\.v\tv1,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv2,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv3,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv4,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv5,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv6,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv7,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv24,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv25,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv26,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv27,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv28,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv29,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv30,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv31,0\(sp\)
+** call\tbar2
+** csrr\tt0,vlenb
+** vl1re64\.v\tv31,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv30,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv29,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv28,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv27,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv26,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv25,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv24,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv7,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv6,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv5,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv4,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv3,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv2,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv1,0\(sp\)
+** add\tsp,sp,t0
+** tail\t__riscv_restore_0
+
+*/
+void
+foo2 (vint8m1_t a)
+{
+ bar2 ();
+}
+
+/*
+** foo3:
+** call\tt0,__riscv_save_0
+** vl1re8\.v\tv8,0\(a0\)
+** call\tbar1
+** call\tbar2
+** tail\t__riscv_restore_0
+*/
+void
+foo3 (vint8m1_t *a)
+{
+ bar1 (*a);
+ bar2 ();
+}
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-2-zcmp.c b/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-2-zcmp.c
new file mode 100644
index 000000000000..08ca1a102a7d
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-2-zcmp.c
@@ -0,0 +1,107 @@
+/* { dg-do compile } */
+/* { dg-options "-O1 -march=rv64gcv_zfh_zca_zcmp -mabi=lp64d --param=riscv-vector-abi -Wno-psabi -fno-shrink-wrap-separate" } */
+/* { dg-final { check-function-bodies "**" "" } } */
+
+#include <riscv_vector.h>
+
+void bar1 (vint8m1_t a);
+void bar2 ();
+
+/*
+** foo1:
+** cm.push\t{ra},\s*-16
+** call\tbar1
+** cm.popret\t{ra},\s*16
+*/
+void
+foo1 (vint8m1_t a)
+{
+ bar1 (a);
+}
+
+/*
+** foo2:
+** cm.push\t{ra},\s*-16
+** csrr\tt0,vlenb
+** sub\tsp,sp,t0
+** vs1r\.v\tv1,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv2,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv3,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv4,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv5,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv6,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv7,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv24,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv25,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv26,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv27,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv28,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv29,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv30,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv31,0\(sp\)
+** call\tbar2
+** csrr\tt0,vlenb
+** vl1re64\.v\tv31,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv30,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv29,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv28,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv27,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv26,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv25,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv24,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv7,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv6,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv5,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv4,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv3,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv2,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv1,0\(sp\)
+** add\tsp,sp,t0
+** cm.popret\t{ra},\s*16
+*/
+void
+foo2 (vint8m1_t a)
+{
+ bar2 ();
+}
+
+/*
+** foo3:
+** cm.push\t{ra},\s*-16
+** vl1re8\.v\tv8,0\(a0\)
+** call\tbar1
+** cm.popret\t{ra},\s*16
+*/
+void
+foo3 (vint8m1_t *a)
+{
+ bar1 (*a);
+}
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-2.c
new file mode 100644
index 000000000000..0ea3e2473685
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/abi-callee-saved-2.c
@@ -0,0 +1,117 @@
+/* { dg-do compile } */
+/* { dg-options "-O1 -march=rv64gcv_zfh -mabi=lp64d --param=riscv-vector-abi -Wno-psabi" } */
+/* { dg-final { check-function-bodies "**" "" } } */
+
+#include <riscv_vector.h>
+
+void bar1 (vint8m1_t a);
+void bar2 ();
+
+/*
+** foo1:
+** addi\tsp,sp,-16
+** sd\tra,8\(sp\)
+** call\tbar1
+** ld\tra,8\(sp\)
+** addi\tsp,sp,16
+** jr\tra
+*/
+void
+foo1 (vint8m1_t a)
+{
+ bar1 (a);
+}
+
+/*
+** foo2:
+** addi\tsp,sp,-16
+** sd\tra,8\(sp\)
+** csrr\tt0,vlenb
+** sub\tsp,sp,t0
+** vs1r\.v\tv1,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv2,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv3,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv4,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv5,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv6,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv7,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv24,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv25,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv26,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv27,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv28,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv29,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv30,0\(sp\)
+** sub\tsp,sp,t0
+** vs1r\.v\tv31,0\(sp\)
+** call\tbar2
+** csrr\tt0,vlenb
+** vl1re64\.v\tv31,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv30,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv29,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv28,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv27,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv26,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv25,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv24,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv7,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv6,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv5,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv4,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv3,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv2,0\(sp\)
+** add\tsp,sp,t0
+** vl1re64\.v\tv1,0\(sp\)
+** add\tsp,sp,t0
+** ld\tra,8\(sp\)
+** addi\tsp,sp,16
+** jr\tra
+
+*/
+void
+foo2 (vint8m1_t a)
+{
+ bar2 ();
+}
+
+/*
+** foo3:
+** addi\tsp,sp,-16
+** sd\tra,8\(sp\)
+** vl1re8\.v\tv8,0\(a0\)
+** call\tbar1
+** ld\tra,8\(sp\)
+** addi\tsp,sp,16
+** jr\tra
+*/
+void
+foo3 (vint8m1_t *a)
+{
+ bar1 (*a);
+}
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2023-09-06 8:22 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2023-09-06 8:22 [gcc r14-3733] RISC-V: Part-2: Save/Restore vector registers which need to be preversed Kito Cheng
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).