public inbox for gcc-cvs@sourceware.org
help / color / mirror / Atom feed
* [gcc r11-10985] rs6000: call vector load/store with length only on 64-bit Power10
@ 2023-09-12  1:58 HaoChen Gui
  0 siblings, 0 replies; only message in thread
From: HaoChen Gui @ 2023-09-12  1:58 UTC (permalink / raw)
  To: gcc-cvs

https://gcc.gnu.org/g:2eb8e5cba7408e2a4016a8f5c48e4980abdd1d08

commit r11-10985-g2eb8e5cba7408e2a4016a8f5c48e4980abdd1d08
Author: Haochen Gui <guihaoc@gcc.gnu.org>
Date:   Tue Sep 12 09:58:08 2023 +0800

    rs6000: call vector load/store with length only on 64-bit Power10
    
    gcc/
            PR target/96762
            * config/rs6000/rs6000-string.c (expand_block_move): Call vector
            load/store with length only on 64-bit Power10.
    
    gcc/testsuite/
            PR target/96762
            * gcc.target/powerpc/pr96762.c: New.
    
    (cherry picked from commit 946b8967b905257ac9f140225db744c9a6ab91be)

Diff:
---
 gcc/config/rs6000/rs6000-string.c          | 14 ++++++++++----
 gcc/testsuite/gcc.target/powerpc/pr96762.c | 13 +++++++++++++
 2 files changed, 23 insertions(+), 4 deletions(-)

diff --git a/gcc/config/rs6000/rs6000-string.c b/gcc/config/rs6000/rs6000-string.c
index cc75ca5848e2..b7c77372c70b 100644
--- a/gcc/config/rs6000/rs6000-string.c
+++ b/gcc/config/rs6000/rs6000-string.c
@@ -2811,11 +2811,17 @@ expand_block_move (rtx operands[], bool might_overlap)
 	  gen_func.mov = gen_vsx_movv2di_64bit;
 	}
       else if (TARGET_BLOCK_OPS_UNALIGNED_VSX
-	       && TARGET_POWER10 && bytes < 16
+	       /* Only use lxvl/stxvl on 64bit POWER10.  */
+	       && TARGET_POWER10
+	       && TARGET_64BIT
+	       && bytes < 16
 	       && orig_bytes > 16
-	       && !(bytes == 1 || bytes == 2
-		    || bytes == 4 || bytes == 8)
-	       && (align >= 128 || !STRICT_ALIGNMENT))
+	       && !(bytes == 1
+		    || bytes == 2
+		    || bytes == 4
+		    || bytes == 8)
+	       && (align >= 128
+		   || !STRICT_ALIGNMENT))
 	{
 	  /* Only use lxvl/stxvl if it could replace multiple ordinary
 	     loads+stores.  Also don't use it unless we likely already
diff --git a/gcc/testsuite/gcc.target/powerpc/pr96762.c b/gcc/testsuite/gcc.target/powerpc/pr96762.c
new file mode 100644
index 000000000000..a59deb427386
--- /dev/null
+++ b/gcc/testsuite/gcc.target/powerpc/pr96762.c
@@ -0,0 +1,13 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -mdejagnu-cpu=power10" } */
+
+/* Verify there is no ICE on ilp32 env.  */
+
+extern void foo (char *);
+
+void
+bar (void)
+{
+  char zj[] = "XXXXXXXXXXXXXXXX";
+  foo (zj);
+}

^ permalink raw reply	[flat|nested] only message in thread

only message in thread, other threads:[~2023-09-12  1:58 UTC | newest]

Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2023-09-12  1:58 [gcc r11-10985] rs6000: call vector load/store with length only on 64-bit Power10 HaoChen Gui

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).