From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <meissner@sourceware.org>
Received: by sourceware.org (Postfix, from userid 1005)
	id 3D86B3858C52; Fri, 15 Sep 2023 17:45:24 +0000 (GMT)
DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 3D86B3858C52
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org;
	s=default; t=1694799924;
	bh=9GKdGPzkGg9e99QjkCCz+5JLQ6Bi4vowklQ1PpeXDdE=;
	h=From:To:Subject:Date:From;
	b=APb8fsYcR/TXAmfjjnxviE2wx6DS2iNTbfyh5lJEm4qVuCwQgi6EdDzAZGKpQ2rCD
	 vF/UT/IDckP2XkBdto/7lNDauLM5e9dPtBhnSsxLwDiZo09WRh3bh07MHyjP22GHah
	 lX7Mmx5mnkxG0AQHLpM7oT3+D31WE7oRs43N0upg=
Content-Type: text/plain; charset="us-ascii"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
From: Michael Meissner <meissner@gcc.gnu.org>
To: gcc-cvs@gcc.gnu.org
Subject: [gcc(refs/users/meissner/heads/work134)] Update ChangeLog.meissner
X-Act-Checkin: gcc
X-Git-Author: Michael Meissner <meissner@linux.ibm.com>
X-Git-Refname: refs/users/meissner/heads/work134
X-Git-Oldrev: d3cc619be917e045d9211c312b19adf12f8e01dd
X-Git-Newrev: 79525116f092e18371746a98f4793a53c7af6010
Message-Id: <20230915174524.3D86B3858C52@sourceware.org>
Date: Fri, 15 Sep 2023 17:45:24 +0000 (GMT)
List-Id: <gcc-cvs.sourceware.org>

https://gcc.gnu.org/g:79525116f092e18371746a98f4793a53c7af6010

commit 79525116f092e18371746a98f4793a53c7af6010
Author: Michael Meissner <meissner@linux.ibm.com>
Date:   Fri Sep 15 13:45:21 2023 -0400

    Update ChangeLog.meissner

Diff:
---
 gcc/ChangeLog.meissner | 96 ++++++++++++++++++++++++++++++++++++++++++++++++++
 1 file changed, 96 insertions(+)

diff --git a/gcc/ChangeLog.meissner b/gcc/ChangeLog.meissner
index d36aae3dd25..ad48598b70a 100644
--- a/gcc/ChangeLog.meissner
+++ b/gcc/ChangeLog.meissner
@@ -1,5 +1,101 @@
+==================== Branch work134, patch #2 ====================
+
+Add -mno-lxvp and -mno-stxvp.
+
+This patch adds the options -mno-lxvp and -mno-stxvp that control whether GCC
+will generate vector pair load/stores or split the instructions into separate
+vector loads/stores.  These switches are not documented, but are there to allow
+us to look at some places where the paired load/store instructions slow things
+down.
+
+With this patch, GCC will not allow X-form (register + register) vector
+pair loads or stores unless both lxvp and stxvp are being generated.
+
+I also added the lxvp and stxvp command line options to the options that the
+user can enable or disable with #pragma target or attribute target.
+
+The default is to generate the vector pair load/store instructions.
+
+2023-09-15  Michael Meissner  <meissner@linux.ibm.com>
+
+gcc/
+
+	* config/rs6000/mma.md (movoo): Add support for -mno-lxvp and
+	-mno-stxvp.
+	* config/rs6000/rs6000.cc (rs6000_debug_reg_global): If -mdebug=reg,
+	print out whether we are generating lxvp and/or stxvp instructions.
+	(rs6000_option_override_internal): Warn if -mlxvp or -mstxvp was used
+	without -mmma being set.
+	(rs6000_setup_reg_addr_masks structure): Add support for -mno-lxvp and
+	-mno-stxvp.
+	(rs6000_opt_vars): Add lxvp and stxvp command line options.
+	* config/rs6000/rs6000.md (isa attribute): Add lxvp and stxvp isa
+	support.
+	(enabled attribute): Likewise.
+	* config/rs6000/rs6000.opt (-mlxvp): New option.
+	(-mstxvp): Likewise.
+
+gcc/testsuite/
+
+	* gcc.target/powerpc/p10-lxvp-stxvp.c: New test.
+
+==================== Branch work134, patch #1  ====================
+
+Replace UNSPEC_COPYSIGN with copysign RTL
+
+When I first implemented COPYSIGN support in the power7 days, we did not have a
+copysign RTL insn, so I had to use UNSPEC to represent the copysign
+instruction.  This patch removes those UNSPECs, and it uses the native RTL
+copysign insn.
+
+2023-09-15  Michael Meissner  <meissner@linux.ibm.com>
+
+gcc/
+
+	* config/rs6000/rs6000.md (UNSPEC_COPYSIGN): Delete.
+	(copysign<mode>3_fcpsg): Use copysign RTL instead of UNSPEC.
+	(copysign<mode>3_hard): Likewise.
+	(copysign<mode>3_soft): Likewise.
+	* config/rs6000/vector.md (vector_copysign<mode>3): Use copysign RTL
+	instead of UNSPEC.
+	* config/rs6000/vsx.md (vsx_copysign<mode>3): Use copysign RTL instead
+	of UNSPEC.
+
 ==================== Branch work134, baseline ====================
 
+Add ChangeLog.meissner and REVISION.
+
+2023-09-15  Michael Meissner  <meissner@linux.ibm.com>
+
+gcc/
+
+	* REVISION: New file for branch.
+	* ChangeLog.meissner: New file.
+
+gcc/c-family/
+
+	* ChangeLog.meissner: New file.
+
+gcc/c/
+
+	* ChangeLog.meissner: New file.
+
+gcc/cp/
+
+	* ChangeLog.meissner: New file.
+
+gcc/fortran/
+
+	* ChangeLog.meissner: New file.
+
+gcc/testsuite/
+
+	* ChangeLog.meissner: New file.
+
+libgcc/
+
+	* ChangeLog.meissner: New file.
+
 2023-09-15   Michael Meissner  <meissner@linux.ibm.com>
 
 	Clone branch