From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 7928) id 5D5543858D32; Mon, 18 Sep 2023 12:33:04 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 5D5543858D32 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1695040384; bh=fR27HrRjEwhS7EKdxpxzjEphX7msBuBOOKC4D4RkDv0=; h=From:To:Subject:Date:From; b=nRauUkNBM0jrjKEpP54xTqePRE50puo9S5Sd3PzGm0LtiaqBm/hLVirFIo+inVXkH ct6jSEHxXJ5wIp0qZtwAblQvbCATxntUnufXAxtvu1nKBtS9fC7Nbu2uLY8fQvUSNM YaYME1fyDtLCPgnVdgxZdxyz+t2IKDHHtRli4weQ= MIME-Version: 1.0 Content-Transfer-Encoding: 7bit Content-Type: text/plain; charset="utf-8" From: Lehua Ding To: gcc-cvs@gcc.gnu.org Subject: [gcc r14-4097] RISC-V: Removed misleading comments in testcases X-Act-Checkin: gcc X-Git-Author: Lehua Ding X-Git-Refname: refs/heads/trunk X-Git-Oldrev: fc7070025d1a6668ff6cb4391f84771a7662def7 X-Git-Newrev: 1b03c73295266984378dd9da99a9458b591b964c Message-Id: <20230918123304.5D5543858D32@sourceware.org> Date: Mon, 18 Sep 2023 12:33:04 +0000 (GMT) List-Id: https://gcc.gnu.org/g:1b03c73295266984378dd9da99a9458b591b964c commit r14-4097-g1b03c73295266984378dd9da99a9458b591b964c Author: Lehua Ding Date: Mon Sep 18 20:24:26 2023 +0800 RISC-V: Removed misleading comments in testcases This patch removed the misleading comments in testcases since we support fold min(int, poly) to constant by this patch (https://gcc.gnu.org/pipermail/gcc-patches/2023-September/629651.html). Thereby the csrr will not appear inside the assembly code, even if there is no support for some VLS vector patterns. gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/autovec/vls/div-1.c: Removed comments. * gcc.target/riscv/rvv/autovec/vls/shift-3.c: Ditto. Diff: --- gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/div-1.c | 1 - gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/shift-3.c | 1 - 2 files changed, 2 deletions(-) diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/div-1.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/div-1.c index 40224c69458..e36fa9decfd 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/div-1.c +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/div-1.c @@ -54,5 +54,4 @@ DEF_OP_VV (div, 256, int64_t, /) DEF_OP_VV (div, 512, int64_t, /) /* { dg-final { scan-assembler-times {vdivu?\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 42 } } */ -/* TODO: Ideally, we should make sure there is no "csrr vlenb". However, we still have 'csrr vlenb' for some cases since we don't support VLS mode conversion which are needed by division. */ /* { dg-final { scan-assembler-not {csrr} } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/shift-3.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/shift-3.c index b34a349949b..db2295b2dd6 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/shift-3.c +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/shift-3.c @@ -54,5 +54,4 @@ DEF_OP_VV (shift, 256, int64_t, <<) DEF_OP_VV (shift, 512, int64_t, <<) /* { dg-final { scan-assembler-times {vsll\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 41 } } */ -/* TODO: Ideally, we should make sure there is no "csrr vlenb". However, we still have 'csrr vlenb' for some cases since we don't support VLS mode conversion which are needed by division. */ /* { dg-final { scan-assembler-not {csrr} } } */