From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 1944) id 7AEA03857B8A; Mon, 27 Nov 2023 15:55:19 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 7AEA03857B8A DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1701100519; bh=4tLEeURrEVCpFChKvTJv1fseuDgKlPfpwV4k+vyxy7M=; h=From:To:Subject:Date:From; b=tuyzc9sFM/gMd++SAwTf+yLSGsYrob1+Zn9m1n0Z2d8noftPuNmYqv+Irrj9bTUUN RYe1IN0FYdQc9aeu0kjay9QD7smkNOx9aR4rOuEohTWHazAN0HW9PDZle+T/2NC//h xt8yRphpZzQFyLZ3LHfALB6PtUDxO5OEtizWcqzI= MIME-Version: 1.0 Content-Transfer-Encoding: 7bit Content-Type: text/plain; charset="utf-8" From: Szabolcs Nagy To: gcc-cvs@gcc.gnu.org Subject: [gcc r14-5889] aarch64: Disable branch-protection for pcs tests X-Act-Checkin: gcc X-Git-Author: Szabolcs Nagy X-Git-Refname: refs/heads/master X-Git-Oldrev: cad7e1e3e0dea1922f89290bbbc27b4c44f53bf5 X-Git-Newrev: c9d691a7daa162d6d20927e1e4bf214dad82c5be Message-Id: <20231127155519.7AEA03857B8A@sourceware.org> Date: Mon, 27 Nov 2023 15:55:19 +0000 (GMT) List-Id: https://gcc.gnu.org/g:c9d691a7daa162d6d20927e1e4bf214dad82c5be commit r14-5889-gc9d691a7daa162d6d20927e1e4bf214dad82c5be Author: Szabolcs Nagy Date: Fri Jun 2 13:06:21 2023 +0100 aarch64: Disable branch-protection for pcs tests The tests manipulate the return address in abitest-2.h and thus not compatible with -mbranch-protection=pac-ret+leaf or -mbranch-protection=gcs. gcc/testsuite/ChangeLog: * gcc.target/aarch64/aapcs64/func-ret-1.c: Disable branch-protection. * gcc.target/aarch64/aapcs64/func-ret-2.c: Likewise. * gcc.target/aarch64/aapcs64/func-ret-3.c: Likewise. * gcc.target/aarch64/aapcs64/func-ret-4.c: Likewise. * gcc.target/aarch64/aapcs64/func-ret-64x1_1.c: Likewise. Diff: --- gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-1.c | 1 + gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-2.c | 1 + gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-3.c | 1 + gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-4.c | 1 + gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-64x1_1.c | 1 + 5 files changed, 5 insertions(+) diff --git a/gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-1.c b/gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-1.c index 5405e1e4920..7bd7757efe6 100644 --- a/gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-1.c +++ b/gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-1.c @@ -4,6 +4,7 @@ AAPCS64 \S 4.1. */ /* { dg-do run { target aarch64*-*-* } } */ +/* { dg-additional-options "-mbranch-protection=none" } */ /* { dg-additional-sources "abitest.S" } */ #ifndef IN_FRAMEWORK diff --git a/gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-2.c b/gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-2.c index 6b171c46fbb..85a822ace4a 100644 --- a/gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-2.c +++ b/gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-2.c @@ -4,6 +4,7 @@ Homogeneous floating-point aggregate types are covered in func-ret-3.c. */ /* { dg-do run { target aarch64*-*-* } } */ +/* { dg-additional-options "-mbranch-protection=none" } */ /* { dg-additional-sources "abitest.S" } */ #ifndef IN_FRAMEWORK diff --git a/gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-3.c b/gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-3.c index ad312b675b9..1d35ebf14b4 100644 --- a/gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-3.c +++ b/gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-3.c @@ -4,6 +4,7 @@ in AAPCS64 \S 4.3.5. */ /* { dg-do run { target aarch64-*-* } } */ +/* { dg-additional-options "-mbranch-protection=none" } */ /* { dg-additional-sources "abitest.S" } */ /* { dg-require-effective-target aarch64_big_endian } */ diff --git a/gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-4.c b/gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-4.c index af05fbe9fdf..15e1408c62d 100644 --- a/gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-4.c +++ b/gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-4.c @@ -5,6 +5,7 @@ are treated as general composite types. */ /* { dg-do run { target aarch64*-*-* } } */ +/* { dg-additional-options "-mbranch-protection=none" } */ /* { dg-additional-sources "abitest.S" } */ /* { dg-require-effective-target aarch64_big_endian } */ diff --git a/gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-64x1_1.c b/gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-64x1_1.c index 05957e2dcae..fe7bbb6a835 100644 --- a/gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-64x1_1.c +++ b/gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-64x1_1.c @@ -3,6 +3,7 @@ Test 64-bit singleton vector types which should be in FP/SIMD registers. */ /* { dg-do run { target aarch64*-*-* } } */ +/* { dg-additional-options "-mbranch-protection=none" } */ /* { dg-additional-sources "abitest.S" } */ #ifndef IN_FRAMEWORK