From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 1005) id 3D1143858C56; Tue, 9 Apr 2024 23:12:52 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 3D1143858C56 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1712704372; bh=ZIYw37udyqzk8EL49wLwWIE3GaJQVTMWcy4sGNWTRkA=; h=From:To:Subject:Date:From; b=bNLo2EPjOa1TWgsxAjUb8YRV2tPiIhP1/eAwvNTv9Qb0tVcTWhgYoog/o/Al0TVFU b3Txcde0nvKPwMbn1lPm3NEFAci/Eq7epJLJ3nDfC9ZhOQlSSCxdTSI46uUu00CNa1 VIAiRHxEjPXY6oL3ah72qRIPkqWxrDDIFLnISXDw= Content-Type: text/plain; charset="us-ascii" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit From: Michael Meissner To: gcc-cvs@gcc.gnu.org Subject: [gcc(refs/users/meissner/heads/work164-dmf)] Revert all changes X-Act-Checkin: gcc X-Git-Author: Michael Meissner X-Git-Refname: refs/users/meissner/heads/work164-dmf X-Git-Oldrev: af9c990562a83d11c5bd1622da0586a64bd6e19c X-Git-Newrev: 2c5222ca63b78a756e294a45f58806552d1d6d79 Message-Id: <20240409231252.3D1143858C56@sourceware.org> Date: Tue, 9 Apr 2024 23:12:52 +0000 (GMT) List-Id: https://gcc.gnu.org/g:2c5222ca63b78a756e294a45f58806552d1d6d79 commit 2c5222ca63b78a756e294a45f58806552d1d6d79 Author: Michael Meissner Date: Tue Apr 9 19:12:48 2024 -0400 Revert all changes Diff: --- gcc/config/rs6000/altivec.md | 14 --------- gcc/config/rs6000/rs6000.h | 3 -- .../gcc.target/powerpc/vector-rotate-left.c | 34 ---------------------- 3 files changed, 51 deletions(-) diff --git a/gcc/config/rs6000/altivec.md b/gcc/config/rs6000/altivec.md index fd3397b16f6..4d4c94ff0a0 100644 --- a/gcc/config/rs6000/altivec.md +++ b/gcc/config/rs6000/altivec.md @@ -1883,20 +1883,6 @@ } [(set_attr "type" "vecperm")]) -;; -mcpu=future2 adds a vector rotate left word variant. There is no vector -;; byte/half-word/double-word/quad-word rotate left. This insn occurs before -;; altivec_vrl and will match for -mcpu=future, while other cpus will -;; match the generic insn. -(define_insn "*xvrlw" - [(set (match_operand:V4SI 0 "register_operand" "=v,wa") - (rotate:V4SI (match_operand:V4SI 1 "register_operand" "v,wa") - (match_operand:V4SI 2 "register_operand" "v,wa")))] - "TARGET_XVRLW" - "@ - vrlw %0,%1,%2 - xvrlw %x0,%x1,%x2" - [(set_attr "type" "vecsimple")]) - (define_insn "altivec_vrl" [(set (match_operand:VI2 0 "register_operand" "=v") (rotate:VI2 (match_operand:VI2 1 "register_operand" "v") diff --git a/gcc/config/rs6000/rs6000.h b/gcc/config/rs6000/rs6000.h index f52e0474e48..37afa67f184 100644 --- a/gcc/config/rs6000/rs6000.h +++ b/gcc/config/rs6000/rs6000.h @@ -577,9 +577,6 @@ extern int rs6000_vector_align[]; /* Whether we have PADDIS support. */ #define TARGET_PADDIS TARGET_FUTURE2 -/* Whether we have XVRLW support. */ -#define TARGET_XVRLW TARGET_FUTURE2 - /* Whether the various reciprocal divide/square root estimate instructions exist, and whether we should automatically generate code for the instruction by default. */ diff --git a/gcc/testsuite/gcc.target/powerpc/vector-rotate-left.c b/gcc/testsuite/gcc.target/powerpc/vector-rotate-left.c deleted file mode 100644 index 846f2e337c5..00000000000 --- a/gcc/testsuite/gcc.target/powerpc/vector-rotate-left.c +++ /dev/null @@ -1,34 +0,0 @@ -/* { dg-do compile } */ -/* { dg-require-effective-target powerpc_future2_ok } */ -/* { dg-require-effective-target lp64 } */ -/* { dg-options "-mdejagnu-cpu=future2 -O2" } */ - -/* Test whether the xvrl (vector word rotate left using VSX registers insead of - Altivec registers is generated. */ - -#include - -typedef vector unsigned int v4si_t; - -v4si_t -rotl_v4si_scalar (v4si_t x, unsigned long n) -{ - __asm__ (" # %x0" : "+f" (x)); - return (x << n) | (x >> (32 - n)); -} - -v4si_t -rotr_v4si_scalar (v4si_t x, unsigned long n) -{ - __asm__ (" # %x0" : "+f" (x)); - return (x >> n) | (x << (32 - n)); -} - -v4si_t -rotl_v4si_vector (v4si_t x, v4si_t y) -{ - __asm__ (" # %x0" : "+f" (x)); - return vec_rl (x, y); -} - -/* { dg-final { scan-assembler-times {\mxvrl\M} 3 } } */