From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 7924) id E6008384640E; Thu, 25 Apr 2024 06:36:47 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org E6008384640E DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1714027007; bh=XatQW+d08k+pTRKfoXuwTB9+qD7bB8oQvr5E3Ozwtg4=; h=From:To:Subject:Date:From; b=KDc8OczHU/mXOSisQVVgM83xowCCTUxmfn+jFc3uD01MUDME9wEH7hqfcQcZ9ps4E bfzGOJT5VolJjCTYdW2x7cOaWnCMXVBJCi64QLIPhbLM2C/nCEhTtj9II5LXJhd6c5 I6lmO/Tjk3SDlkPiBBbZEoaKtbKJ5yvINzUlUfoc= MIME-Version: 1.0 Content-Transfer-Encoding: 7bit Content-Type: text/plain; charset="utf-8" From: Pan Li To: gcc-cvs@gcc.gnu.org Subject: [gcc r14-10117] RISC-V: Add early clobber to the dest of vwsll X-Act-Checkin: gcc X-Git-Author: Pan Li X-Git-Refname: refs/heads/master X-Git-Oldrev: c058105bc47a0701e157d1028e60f48554561f9f X-Git-Newrev: 10ad46bc191f8aa90b0d7b00963bfd52c6d7b09c Message-Id: <20240425063647.E6008384640E@sourceware.org> Date: Thu, 25 Apr 2024 06:36:47 +0000 (GMT) List-Id: https://gcc.gnu.org/g:10ad46bc191f8aa90b0d7b00963bfd52c6d7b09c commit r14-10117-g10ad46bc191f8aa90b0d7b00963bfd52c6d7b09c Author: Pan Li Date: Thu Apr 25 08:55:08 2024 +0800 RISC-V: Add early clobber to the dest of vwsll We missed the existing early clobber for the dest operand of vwsll pattern when resolve the conflict of revert register overlap. Thus add it back to the pattern. Unfortunately, we have no test to cover this part and will improve this after GCC-15 open. The below tests are passed for this patch: * The rv64gcv fully regression test with isl build. gcc/ChangeLog: * config/riscv/vector-crypto.md: Add early clobber to the dest operand of vwsll. Signed-off-by: Pan Li Diff: --- gcc/config/riscv/vector-crypto.md | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/gcc/config/riscv/vector-crypto.md b/gcc/config/riscv/vector-crypto.md index 8a4888a7653..e474ddf5da7 100755 --- a/gcc/config/riscv/vector-crypto.md +++ b/gcc/config/riscv/vector-crypto.md @@ -303,7 +303,7 @@ (set_attr "mode" "")]) (define_insn "@pred_vwsll_scalar" - [(set (match_operand:VWEXTI 0 "register_operand" "=vr, vr") + [(set (match_operand:VWEXTI 0 "register_operand" "=&vr, &vr") (if_then_else:VWEXTI (unspec: [(match_operand: 1 "vector_mask_operand" "vmWc1, vmWc1")