Porting GCC Compiler Part I: How GCC works?

Choi, Hyung-Kyu

hectoct@altair.snu.ac.kr

July 17, 2003

Microprocessor Architecture and System Software Laboratory



About this presentation material

- Basically this document is based on GCC 2.95.2
 - Some example are from Calm32(Samsung) port of GCC 2.95.2
- This document have been updated to follow up GCC 3.4.



Main Goal of GCC

- Make a good, fast compiler
- for machines on which the GNU system aims to run including GNU/Linux variants
 - int is at least a 32-bit type
 - have several general registers
 - with a flat (non-segmented) byte addressed data address space (the code address space can be separate).
 - Target ABI(application binary interface)s may have 8, 16,
 32 or 64-bit int type. char can be wider than 8 bits
- Elegance, theoretical power and simplicity are only secondary




GCC Compilation System


- Compilation system includes the phases
 - Preprocessor
 - Compiler
 - Optimizer
 - Assembler
 - Linker
- Compiler Driver coordinates these phases.



GCC Execution




The Structure of GCC Compiler



Microprocessor Architecture and SystemSoftware Laboratory

GCC Compiler flow



IR : Register Transfer Language (RTL)



Intermediate Language (1/2)

- RTL(Register Transfer Language)
- Used to describe *insn*s (instrucitons)
- Written in LISP-like form

```
(set (mem:SI (reg: SI 54))
(reg:SI 53))
```

```
Above RTL statement means "set memory pointed by register 54 with value in register 53"

i.e. st [r54], r53

destination source
```



Intermediate Language (2/2)

Example of RTL

(plus:SI (reg:SI 55) (const_int -1))

- Adds two 4-byte integer (SImode) operands.
- First operand is register
 - Register is also 4-byte integer.
 - Register number is 55.
- Second operand is constant integer.
 - Value is "-1".
 - Mode is VOIDmode (not given).



Intermediate Language: machine mode

- BImode
 - a single bit, for predicate registers
- [QI/HI/SI/DI/TI/OI]mode
 - Quarter-Integer(1bytes)
 - Half-Integer(2bytes)
 - Single Integer(4bytes)
 - Double Integer(8bytes)
 - Tetra Integer(16bytes)
 - Octa Integer(32bytes)
- PSImode
 - Partial single integer mode which occupies for bytes but doesn't really use all four. e.g. pointers on some machines
- And many other machine mode such as float-point mode, complex mode and etc.



Three Main Conversions in the compiler


- The front end reads the source code ant builds a parse tree.
- The parse tree is used to generate an RTL insn list based on named instruction patterns.
- The *insn* list is matched against the *RTL templates* to produces *assembler code*.





Name, RTL pattern and Assembler code

Tree has pre-defined standard names.






Optimizations

- Tree optimization
 - tree based inlining
 - constant folding
 - some arithmetic simplification
- RTL optimization
 - performs many well known optimizations
 - e.g. jump optimization, common subexpression elimination (CSE), loop optimization, if conversion, instruction scheduling, register allocation and etc

How to port?



Microprocessor Architecture and SystemSoftware Laboratory



Then how ? (1/2)

- Just write below 3 files in <gcc_root>/gcc/config/*machine*/
 - machine.md : machine description
 - machine.h : target description macros
 - machine.c: user-defined functions used in machine.md and machine.h
 - e.g. SPARC
 - in <gcc_root>/gcc/config/sparc/
 - sparc.md, sparc.h, sparc.c



Then how ? (2/2)

- Then let Makefile does below two jobs
 - Generate some .c and .h files from machine description(*machine*.md) file
 - Then actually compile .c and .h files including generated files.

Build process (1/2)

insn-flag.h insn-codes.h insn-emit.c

insn-recog.c insn-extract.c insn-attr.h insn-attrtab.c

insn-output.c

genflags gencodes genemit genoutput genconfig genrecog genextract genattr genattrab *machine*.md

machine.h *machine*.c

Build process (2/2) insn-flag.h insn-codes.h *machine*.md insn-emit.c RTL generation insn-recog.c, insn-extract.c **RTL Optimization** insn-attr.h, insn-attrtab.c *machine*.h **Assembler Code** insn-output.c Generation *machine*.c Debugging information

Generation

Microprocessor Architecture and SystemSoftware Laboratory

DBX, SDB, DWARF, DWARF2, VMS are supported



Machine Desciption

- machine.md contains machine description
- Machine Description
 - CPU description
 - Functional Units, Latency and etc
 - RTL Patterns
 - Used when convert Tree into RTL
 - All kind of RTL Patterns which can be generated
 - Assembler mnemonic
 - etc.



Target Description Macro

- machine.h contains target description macros
- Target Description Macro
 - Storage layout
 - alignment, endian, structure padding and etc
 - ABI(Application Binary Interface)
 - calling convention, stack layout and etc
 - Register usage
 - allocation strategy, how value fit in registers and etc
 - Defining output assembler language
 - Controlling Debugging Information Format
 - Library supports
 - etc.

Porting GCC Compiler Part II: In details


Choi, Hyung-Kyu

hectoct@altair.snu.ac.kr

July 17, 2003

Microprocessor Architecture and System Software Laboratory

GCC Compiler flow



IR: Register Transfer Language (RTL)



RTL Generation

- Convert parse tree into RTL insn list based on named instruction patterns
- How?
 - Tree has pre-defined standard pattern names
 - e.g. "addsi3", "movsi" and etc.
 - Example of standard pattern name
 - "addsi3": which means "add op2 and op1, and storing result in op0, where all operands have SImode"
 - For each standard pattern name, generate RTL insn list defined in machine.md



RTL Generation Example 1

Machine description : define_insn

```
(define insn "addc"
                                                               Name
[(set (match operand:SI 0 "arith reg operand" "=r")
    (plus:SI (plus:SI (match operand:SI
1 "arith reg operand" "0")
             (match operand:SI
2 "arith req operand" "r"))
                                                               RTL Template
        (req:SI 18)))
   (set (reg:SI 18)
    (ltu:SI (plus:SI (match_dup 1) (match_dup 2))
(match dup 1)))]
                                                               Condition (optional)
  0.00
 "ADC\\t%0,%2"
                                                               Output Template
                                                               Attributes
 [(set attr "type" "arith")])
```



RTL Generation Example 1a

Standard name in Tree

```
In addsi3.c

int i;
int

main()
{
    i = i + 1;
}
```

```
movsi; r54 \leftarrow \#i

movsi; r55 \leftarrow \#i

movsi; r56 \leftarrow mem(r55)

addsi3; r57 \leftarrow r56 + 1

movsi; mem(r54) \leftarrow r57
```

RTL Generation Example 1b

Find RTL pattern by name defined in .md

In machine.md

```
(define insn "addsi3"
     [(set (match operand:SI 0
    "arith reg operand" "=r.r")
     (plus:SI (match operand:SI 1
      "arith operand" "%0,0")
             (match operand:SI 2
      "arith operand" "r,I")))
         (clobber (req:SI 18))]
```

In insn-emit.c

Microprocessor Architecture and SystemSoftware Laboratory

RTL Generation Example 1c

Generate RTL from Tree

```
movsi; r54 \leftarrow #i

movsi; r55 \leftarrow #i

movsi; r56 \leftarrow mem(r55)

addsi3; r57 \leftarrow r56 + 1

movsi; mem(r54) \leftarrowr57
```

RTL Generation Example 2

Machine description : define_expand

RTL Generation Example 2a

- We can generate RTL sequences from standard name while generating RTL patterns.
 - by using "define_expand" instead of "define_insn"

Before RTL generation

```
. . .
zero_extendhisi2; r54<-r52
. . .</pre>
```

After RTL generation

Microprocessor Architecture and SystemSoftware Laboratory



RTL Generation Example 3

Machine description : define_split



RTL Generation Example 3a

- We can also split generated insn pattern into new insn patterns.
 - by using "define_split" instead of "define_insn"

In adddi3.c

```
long long i;

int
main()
{
    i = i+1;
}
```

While RTL generation


After splitting standard name

```
movdi ; r54 ← #i
movdi ; r55 ← #I
movdi ; r56 ← mem(r55)
movdi ; r57 ← const 1
addsi3 ;
addc ;
movdi ; mem(r54) ← r58
```


Microprocessor Architecture and SystemSoftware Laboratory



There can be only one name(standard or not) for one unique RTL pattern. But one name can have multiple RTL patterns.



GCC Compiler flow



IR : Register Transfer Language (RTL)

Assembly code Generation Example 1a

Let's think previous example

```
In adddi3.c

long long i;

int
main()
{
   i = i+1;
}
```

```
After splitting standard name
( and just before Assembly code generation)

movdi ;

movdi ;

movdi ;

addsi3 ; r2 ← r2 + r4

addc ; r1 ← r1 + r3

movdi ;
```

Assembly code Generation Example 1b

Find asm output by RTL pattern matching

In machine.md

In insn-output.c

Microprocessor Architecture and SystemSoftware Laboratory

Assembly code Generation Example 1c

Find asm output by RTL pattern matching

```
After splitting standard name In adddi3.s


( and just before Assembler code generation)

addsi3 ; r2 ← r2 + r4

addc ; r1 ← r1 + r3

. . . .
```

GCC Compiler flow



IR : Register Transfer Language (RTL)



Optimization and RTL Example 1a

Let's think about two different RTL for one standard name

Optimization and RTL Example 1b

For same example as before


Before optimization

In RTL form

```
addsi3
addc
movesi
movesi
```



For same example as before





Optimization and attributes 2a

- You can introduce attributes by using "define_attr"
- You can assign multiple attributes for each RTL pattern

In machine.md

```
(define_attr "needs_delay_slot" "yes,no" (const_string "no"))

(define_attr "in_delay_slot" "yes,no"
        (cond [(eq_attr "type" "arith") (const_string "no")])
        (const_string "no"))
```

```
(define_insn "return"
    [ . . . ]
    " . . . "
    "JMPD\\tR14%#"

[(set_attr "type" "return")
    (set_attr "needs_delay_slot" "yes")])
```

```
(define_insn "addc"
    [ . . . ]
    ""
    "ADC\\t%0,%2"
    [(set_attr "type" "arith")])
```

Optimization

Set "in_delay_slot" attribute of "addc" to be "no"

```
In machine.md
```

```
(define_insn "return"
  [ . . . ]
  " . . . "
  "JMPD\\tR14%#"

[(set_attr "type" "return")
      (set_attr "needs_delay_slot" "yes")])
```

Optimization and attributes 2c

- Finally you can specify delay slot scheduling policy by "define_delay"
- e.g. "addc" can not be in delay slot of "return"

In machine.md

Microprocessor Architecture and SystemSoftware Laboratory

Porting GCC Compiler Part III: Other things

Choi, Hyung-Kyu

hectoct@altair.snu.ac.kr

July 17, 2003

Microprocessor Architecture and System Software Laboratory



Not explained here 1a

- When generate RTL from Tree
 - Find RTL template by name?
 - No, also check machine mode and predicate for operand

How and where should we define predicate?



Not explained here 1b

 Predicate is C function with 2 arguments defined in machine.c

```
In machine.c

/* Returns 1 if OP is a valid source operand for an arithmetic insn.
*/

int arith_operand (rtx op, enum machine_mode mode)

{
   if (arith_reg_operand (op, mode))
    return 1;
   if (GET_CODE (op) == CONST_INT && CONST_OK_FOR_I (INTVAL (op)))
    return 1;
   return 0;
}
```



Not explained here 1c

- What happen, if there is no matching RTL template?
 - Automatically convert operand's machine mode by generating "movm" pattern to generate RTL
 - If fails, just abort!

e.g. If "addsi3" accepts only register and immediate operands

```
int i;
int
main()
{
    i = i + 1;
}
```

```
automatically by GCC

movsi; r54 \leftarrow \#i

movsi; r55 \leftarrow \#i

movsi; r56 \leftarrow mem(r55)

addsi3; r57 \leftarrow r56 + 1

movsi; mem(r54) \leftarrow r57
```




Not explained here 2

- In this presentation, only flow of GCC Compiler is explained.
- No implementation detail
 - RTL syntax
 - Target Macros in machine.h
 - Machine descriptions in machine.md
 - etc



Limitation of GCC

- When new architecture feature is introduced, we can't porting by this method explained before.
 - You should modify core part of GCC Compiler.
 - e.g. There was no support for "register window", "delay slot" in old version.
 - e.g. There was no support for 1bit-register before, such as predicate register in Itanium
- You don't have to consider optimization every time. But sometimes you should consider!





References

- GCC Internals Manual
 - http://gcc.gnu.org/onlinedocs/
 - Especially Ch.7 ~ Ch.11
- GCC home page
 - http://gcc.gnu.org
- crossgcc (mailing list)
 - archives: http://sources.redhat.com/ml/crossgcc/