public inbox for gcc-help@gcc.gnu.org
 help / color / mirror / Atom feed
* Bare metal ARM Cross compiler - aeabi auto-generated functions for cortex-m0 use wrong instruction set
@ 2012-12-02 15:22 Jan K
  2012-12-03  0:00 ` Chris Johns
  2012-12-04  2:54 ` Maxim Kuvyrkov
  0 siblings, 2 replies; 4+ messages in thread
From: Jan K @ 2012-12-02 15:22 UTC (permalink / raw)
  To: gcc-help

Hi!
I'm trying to get the cross-toolchain for cortex-m0 working. The target is arm-none-eabi.
The gcc has no problem compiling my code using allowed instructions only. As long as I do not try to use / or % my code runs as expected.
When I try to divide, GCC uses and appends ARM runtime ABI functions (which is correct, since m0 has no hardware division op).
The problem is that included functions (in particular: __aeabi_idiv) use instructions that are _not_ part of the cortex-m0 instructions set (like lsleq, movne, rsbmi).
I compile and link the code with '-mcpu=cortex-m0 -mthumb' flags.
What I want to is to force gcc to include the ARM runtime ABI functions that work with cortex-m0.
How can I get it working? Am I missing something? Is it anyhow possible?
Regards,
Jan

(Tested with GCC 4.6.3 and 4.7.2, both built with gentoo crossdev tool, run on nxp lpc1114)

^ permalink raw reply	[flat|nested] 4+ messages in thread

end of thread, other threads:[~2012-12-04 15:26 UTC | newest]

Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2012-12-02 15:22 Bare metal ARM Cross compiler - aeabi auto-generated functions for cortex-m0 use wrong instruction set Jan K
2012-12-03  0:00 ` Chris Johns
2012-12-04  2:54 ` Maxim Kuvyrkov
2012-12-04 15:26   ` jprofesorek

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).